{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T16:29:22Z","timestamp":1725467362084},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110073","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:47Z","timestamp":1510851047000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Automated flow for test pattern creation for IPs in SoC"],"prefix":"10.1109","author":[{"given":"D.","family":"Sargsyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Harutyunyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035292"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CSITechnol.2013.6710371"},{"journal-title":"1687-2014 - IEEE Standard for Access and Control of Instrumentation Embedded within a Semiconductor Device","year":"0","key":"ref6"},{"journal-title":"1149 1-2013 - IEEE Standard for Test Access Port and Boundary-Scan Architecture","year":"0","key":"ref5"},{"journal-title":"1685-2014 - IEEE Standard for IP-XACT Standard Structure for Packaging Integrating and Reusing IP within Tool Flows","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271086"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NATW.2015.9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2010.5503008"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2017,9,29]]},"location":"Novi Sad","end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110073.pdf?arnumber=8110073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T18:05:52Z","timestamp":1513620352000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110073","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}