{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:29:17Z","timestamp":1725571757554},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110101","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T21:50:47Z","timestamp":1510869047000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Detection and masking of Trojan Circuits in sequential logic"],"prefix":"10.1109","author":[{"given":"A.","family":"Matrosova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Mitrofanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ostanin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Nikolaeva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2014.7320562"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971960"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11182-016-0903-8"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0","year":"1991","author":"yang","key":"ref8"},{"key":"ref7","first-page":"1","article-title":"ROBDDs application for finding the shortest transfer sequence of sequential circuit or only revealing existence of this sequence without deriving the sequence itself","author":"matrosova","year":"2016","journal-title":"2016 IEEE East-West Design & Test Symposium (EWDTS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2654268"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2017,9,29]]},"location":"Novi Sad","end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110101.pdf?arnumber=8110101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T23:05:13Z","timestamp":1513638313000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110101","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}