{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T05:12:24Z","timestamp":1769922744857,"version":"3.49.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110108","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T21:50:47Z","timestamp":1510869047000},"page":"1-7","source":"Crossref","is-referenced-by-count":6,"title":["Towards digital circuit approximation by exploiting fault simulation"],"prefix":"10.1109","author":[{"given":"Marcello","family":"Traiola","sequence":"first","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Mario","family":"Barbareschi","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456913"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref18","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"2011 Design, Automation & Test in Europe"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.377"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.21"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref7","author":"abbas","year":"2017","journal-title":"From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484862"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810241"},{"key":"ref20","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures"},{"key":"ref22","year":"2017","journal-title":"TetraMAX"},{"key":"ref21","year":"2016","journal-title":"Pulpino"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.02.007"},{"key":"ref23","year":"2017","journal-title":"Dc ultra"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","location":"Novi Sad","start":{"date-parts":[[2017,9,29]]},"end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110108.pdf?arnumber=8110108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T21:49:19Z","timestamp":1513633759000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110108","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}