{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:03:18Z","timestamp":1730221398277,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110134","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:47Z","timestamp":1510851047000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["The analysis of two-modulus codes detection ability with summation of unit data bits compared to classical and modified berger codes"],"prefix":"10.1109","author":[{"given":"Dmitry","family":"Efanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Sapozhnikov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valery","family":"Sapozhnikov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladislava","family":"Schagina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref11","first-page":"1264","article-title":"Formation of Self-Testing and Self-Checking Combinational Circuits with Weakly Independent Outputs","volume":"53","author":"goessel","year":"1992","journal-title":"Automation and Remote Control"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971960"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/20389"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117910060123"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.62799"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008344603814"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3103\/S1068371216050060"},{"key":"ref19","first-page":"114","article-title":"Properties of Code with Summation for Logical Circuit Test Organization","author":"blyudov","year":"2012","journal-title":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS 2012)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/0470125217"},{"key":"ref3","first-page":"560","author":"pradhan","year":"1996","journal-title":"Fault-Tolerant Computer System Design"},{"key":"ref6","article-title":"Self-Checking Synchronous Sequential Circuit Design for Unidirectional Error","author":"matrosova","year":"1998","journal-title":"Proc IEEE Eur Test Workshop (ETW 98)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008244815697"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0898-1221(90)90105-S"},{"key":"ref7","first-page":"395","article-title":"Surviva-ble Self-Checking Sequential Circuits","author":"matrosova","year":"2001","journal-title":"Proceedings of 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT 2001)"},{"key":"ref2","first-page":"249","author":"kleve","year":"1995","journal-title":"Error Detecting Codes General Theory and Their Application in Feedback Communication Systems"},{"key":"ref9","first-page":"111","article-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes","author":"piestrak","year":"1995","journal-title":"Oficyna Wydawnicza Politechniki Wroclawskiej Wroclaw"},{"key":"ref1","first-page":"549","author":"mccluskey","year":"1986","journal-title":"Logic Design Principles with Emphasis on Testable Semicustom Circuits"},{"key":"ref20","first-page":"17","article-title":"Formation of the Berger Modified Code with Minimum Number of Undetectable Errors of Data Bits","volume":"34","author":"blyudov","year":"2012","journal-title":"Electronic Modeling"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117914080098"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2013.6673133"},{"journal-title":"Collection of Digital Design Benchmarks","year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807713"},{"key":"ref26","first-page":"84","article-title":"Application of Codes with Summation for the Synthesis of Railway Automation and Remote Control Systems Based on Field-Programmable Gate Arrays","volume":"1","author":"sapozhnikov","year":"2015","journal-title":"Automation Transactions"},{"key":"ref25","first-page":"88","article-title":"Logic Synthesis and Optimization Benchmarks: User Guide: Version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2017,9,29]]},"location":"Novi Sad","end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110134.pdf?arnumber=8110134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,11]],"date-time":"2018-01-11T18:35:48Z","timestamp":1515695748000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110134","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}