{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:03:27Z","timestamp":1730221407570,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110148","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:47Z","timestamp":1510851047000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Quantum sequencer for the minimal test synthesis of black-box functionality"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor","family":"Iemelianov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Svetlana","family":"Chumachenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ivan","family":"Hahanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Irina","family":"Hahanova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Quantum models for data structures and computing","author":"hahanov","year":"2012","journal-title":"Proc TCSET"},{"key":"ref3","first-page":"73","article-title":"Logical associative processor","volume":"j1","author":"hahanov","year":"2011","journal-title":"Electronic Modeling"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CADSM.2017.7916128"},{"journal-title":"Design and verification of SoC","year":"2010","author":"hahanov","key":"ref2"},{"key":"ref1","article-title":"Quantum Computation and Information","author":"hiroshi","year":"2006","journal-title":"From Theory to Experiment"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2017,9,29]]},"location":"Novi Sad","end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110148.pdf?arnumber=8110148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T18:06:12Z","timestamp":1513620372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110148","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}