{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:03:44Z","timestamp":1730221424833,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/ewdts.2018.8524628","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T18:21:03Z","timestamp":1541701263000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Fault-Tolerant Synchronous FSM Network Design for Path Delay Faults"],"prefix":"10.1109","author":[{"given":"S.","family":"Ostanin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Andreeva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Butorina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Tretyakov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.663771"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030177"},{"key":"ref12","first-page":"286","article-title":"Fault-tolerant high performance scheme design","author":"matrosova","year":"2015","journal-title":"Proceedings of IEEE East-West Design &amp; Test Symposium (EWDTS'08)"},{"key":"ref13","first-page":"302","article-title":"A fault-tolerant combinational circuit design","author":"ostanin","year":"2015","journal-title":"Proceedings of IEEE East-West Design &amp; Test Symposium (EWDTS'08)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2016.7604658"},{"key":"ref15","first-page":"1","article-title":"A fault-tolerant sequential circuit design for soft errors based on fault-secure circuit","author":"ostanin","year":"2016","journal-title":"Proceedings of IEEE East-West Design &amp; Test Symposium (EWDTS'08)"},{"key":"ref16","first-page":"1","article-title":"Self-checking synchronous FSM network design for path delay faults","author":"ostanin","year":"2017","journal-title":"2017 IEEE East-West Design & Test Symposium (EWDTS)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/46578"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971960"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.10.022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3103\/S1068371216050060"},{"key":"ref5","first-page":"162","article-title":"Self-Checking Synchronous FSM Network Design","author":"matrosova","year":"1998","journal-title":"Proceedings of the 4th IEEE International On-Line Testing Workshop (IOLTW)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807677"},{"key":"ref2","first-page":"43","article-title":"Probabilistic logics and the synthesis of reliable from unreliable components","volume":"34","author":"neumann","year":"1958","journal-title":"Automata Studies"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","volume":"14","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2001.966793"}],"event":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2018,9,14]]},"location":"Kazan","end":{"date-parts":[[2018,9,17]]}},"container-title":["2018 IEEE East-West Design &amp; Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8502702\/8524135\/08524628.pdf?arnumber=8524628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T12:08:46Z","timestamp":1643198926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524628\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2018.8524628","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}