{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T01:36:28Z","timestamp":1775266588644,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/ewdts.2018.8524684","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T18:21:03Z","timestamp":1541701263000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Experimental Studies of Polynomial Codes in Concurrent Error Detection Systems of Combinational Logical Circuits"],"prefix":"10.1109","author":[{"given":"Dmitry","family":"Efanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Plotnikov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valery","family":"Sapozhnikov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Sapozhnikov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruslan","family":"Abdullaev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","first-page":"45","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Electronics Research Laboratory Department of Electrical Engineering and Computer Science"},{"key":"ref32","year":"0","journal-title":"Collection of Digital Design Benchmarks"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2479617"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2015.2427832"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"333","DOI":"10.17586\/0021-3454-2015-58-5-333-343","article-title":"Classification of Errors in Data Vectors of Systematic Codes","volume":"58","author":"sapozhnikov","year":"2015","journal-title":"Journal of Instrument Engineering"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.80"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(62)90223-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008257118423"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/20389"},{"key":"ref14","first-page":"184","author":"goessel","year":"2008","journal-title":"New Methods of Concurrent Checking"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008344603814"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2015.7493133"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117915100112"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2013.6673133"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.12785\/amis\/070312"},{"key":"ref4","first-page":"365","article-title":"Generalized Algorithm of Building Summation Codes for the Tasks of Technical Diagnostics of Discrete Systems","author":"efanov","year":"2017","journal-title":"IEEE 15th IEEE East-West Design & Test Symposium (EWDTS-2017)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893659"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/0470125217"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.06.015"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2014.2388229"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008370405607"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/46578"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971960"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref9","first-page":"696","article-title":"Self-Checking Synchronous FSM Network Design for Path Delay Faults","author":"ostanin","year":"2017","journal-title":"IEEE 15th IEEE East-West Design & Test Symposium (EWDTS-2017)"},{"key":"ref1","first-page":"111","author":"piestrak","year":"1995","journal-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1109\/JRPROC.1961.287814","article-title":"Cyclic Codes for Error Detection","volume":"49","author":"brown","year":"1961","journal-title":"Proceedings of the IRE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807686"},{"key":"ref24","first-page":"272","author":"hamming","year":"1986","journal-title":"Coding and Information Theory"},{"key":"ref23","author":"sellers","year":"1968","journal-title":"Error Detecting Logic for Digital Computers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.24"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/PBCS009E"}],"event":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","location":"Kazan","start":{"date-parts":[[2018,9,14]]},"end":{"date-parts":[[2018,9,17]]}},"container-title":["2018 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8502702\/8524135\/08524684.pdf?arnumber=8524684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T00:34:10Z","timestamp":1775262850000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2018.8524684","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}