{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:36:45Z","timestamp":1725478605409},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/ewdts.2018.8524693","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T23:21:03Z","timestamp":1541719263000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Cost Effective Adaptive Voltage Scaling Using Path Delay Fault Testing"],"prefix":"10.1109","author":[{"given":"Mahroo","family":"Zandrahimi","sequence":"first","affiliation":[]},{"given":"Philippe","family":"Debaud","sequence":"additional","affiliation":[]},{"given":"Armand","family":"Castillejo","sequence":"additional","affiliation":[]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"69","article-title":"A Survey on Low-power Techniques for Single and Multicore Systems","author":"zandrahimi","year":"2014","journal-title":"International Conference on Context-Aware Systems and Applications"},{"journal-title":"Test and Diagnosis for Small-Delay Defects","year":"2011","author":"tehranipoor","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585245"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.45"},{"year":"0","key":"ref14"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2017.7930174"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893638"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187559"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429387"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.997858"},{"key":"ref7","first-page":"398","article-title":"A Distributed Critical-Path Timing Monitor for a 65nm High-Performance Microprocessor","author":"drake","year":"2007","journal-title":"International Solid-State Circuits Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.74"},{"journal-title":"DRAM fault analysis and test generation","year":"2005","author":"al-ars","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035552"}],"event":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2018,9,14]]},"location":"Kazan","end":{"date-parts":[[2018,9,17]]}},"container-title":["2018 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8502702\/8524135\/08524693.pdf?arnumber=8524693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T20:08:04Z","timestamp":1643227684000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2018.8524693","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}