{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:13:59Z","timestamp":1725484439853},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/ewdts.2018.8524704","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T23:21:03Z","timestamp":1541719263000},"page":"1-11","source":"Crossref","is-referenced-by-count":3,"title":["An Automatic Testbench Generator for Test Patterns Validation"],"prefix":"10.1109","author":[{"given":"Slimane","family":"Boutobza","sequence":"first","affiliation":[]},{"given":"Sorin","family":"Popa","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Costa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556955"},{"journal-title":"Version N-2017 09","article-title":"TetraMAX User guide","year":"2018","key":"ref11"},{"journal-title":"Version N-2017 09","article-title":"Design For Testability compiler (DFT) User guide","year":"2018","key":"ref12"},{"journal-title":"Version N-2017 09","article-title":"Design Ware STAR Memory System User guide","year":"2018","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584074"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2018.8524673"},{"journal-title":"Version N-2017 09","article-title":"TetraMAX Test Pattern Validation User guide","year":"2018","key":"ref4"},{"journal-title":"Version N-2017 09","article-title":"TetraMAX Test Pattern Validation User guide","year":"2018","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387384"},{"journal-title":"Verilog Programming Language Interface","first-page":"1364","year":"0","key":"ref5"},{"journal-title":"Waveform Generation Language [WGL] Specification","year":"0","key":"ref8"},{"key":"ref7","first-page":"173","author":"liam","year":"0","journal-title":"Advances in Hardware Design and Verification"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894263"},{"journal-title":"IEEE P1450","article-title":"Standard Test Interface Language (STIL) for Digital Test Vectors","year":"0","key":"ref1"},{"key":"ref9","first-page":"15","article-title":"System Verilog for Verification","author":"spear","year":"2006","journal-title":"A Guide to Learning the Testbench"}],"event":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2018,9,14]]},"location":"Kazan","end":{"date-parts":[[2018,9,17]]}},"container-title":["2018 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8502702\/8524135\/08524704.pdf?arnumber=8524704","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T21:26:30Z","timestamp":1643232390000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524704\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2018.8524704","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}