{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T20:45:11Z","timestamp":1780605911601,"version":"3.54.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1109\/ewdts.2018.8524731","type":"proceedings-article","created":{"date-parts":[[2018,11,8]],"date-time":"2018-11-08T23:21:03Z","timestamp":1541719263000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["High Quality Factor 5.0 Gbps CTLE Circuit for SERDES Serial Links"],"prefix":"10.1109","author":[{"given":"Vazgen Sh.","family":"Melikyan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arshavir V.","family":"Matevosyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arman S.","family":"Petrosyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Armen A.","family":"Martirosyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karen T.","family":"Khachikyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruben H.","family":"Musayelyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arman S.","family":"Trdatvan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David K.","family":"Hakobyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2018.8357076"},{"key":"ref3","first-page":"22","author":"nash","year":"2006","journal-title":"Phase-Locked Loop Design Fundamentals Freescale Semiconductor Application Note"},{"key":"ref5","first-page":"196","year":"2010","journal-title":"Hspice Application Manual"},{"key":"ref2","first-page":"109","author":"stephen","year":"2000","journal-title":"High-Speed Digital System Design - A Hand Book of Interconnect Theory and Design Practices"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2009.5338435"}],"event":{"name":"2018 IEEE East-West Design & Test Symposium (EWDTS)","location":"Kazan","start":{"date-parts":[[2018,9,14]]},"end":{"date-parts":[[2018,9,17]]}},"container-title":["2018 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8502702\/8524135\/08524731.pdf?arnumber=8524731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T19:18:10Z","timestamp":1643224690000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8524731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2018.8524731","relation":{},"subject":[],"published":{"date-parts":[[2018,9]]}}}