{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:51:32Z","timestamp":1725594692040},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884378","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:34:05Z","timestamp":1572953645000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Unified STIL Flow: A Test Pattern Validation Approach for Compressed Scan Designs"],"prefix":"10.1109","author":[{"given":"Slimane","family":"Boutobza","sequence":"first","affiliation":[]},{"given":"Andrea","family":"Costa","sequence":"additional","affiliation":[]},{"given":"Sorin","family":"Popa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"CTL for Test Information of Digital ICs","year":"0","key":"ref10"},{"journal-title":"Synopsys","article-title":"TetraMAX Test Pattern Validation User guide","year":"2019","key":"ref11"},{"year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529930"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529919"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556955"},{"journal-title":"IEEE 1450 99","article-title":"Standard Test Interface Language (STIL)for Digital Test Vectors","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387384"},{"journal-title":"Version N-2017 09","article-title":"STILDPV User guide","year":"2018","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2018.8524673"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2018.8524704"},{"key":"ref9","article-title":"Elements of STIL: principles and applications of IEEE Std. 1450","author":"taylor","year":"0","journal-title":"par Gregory A Maston"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884378.pdf?arnumber=8884378","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:25:22Z","timestamp":1658157922000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884378\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884378","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}