{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:55:31Z","timestamp":1725594931659},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884413","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:34:05Z","timestamp":1572953645000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Sum Codes of Weighted Data Bits for Objectives of Automation Logical Devices Technical Diagnostics"],"prefix":"10.1109","author":[{"given":"Dmitry","family":"Efanov","sequence":"first","affiliation":[]},{"given":"Valery","family":"Sapozhnikov","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Sapozhnikov","sequence":"additional","affiliation":[]},{"given":"German","family":"Osadchy","sequence":"additional","affiliation":[]},{"given":"Teng","family":"Teng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110123"},{"key":"ref32","article-title":"Digital Design and Computer Architecture","author":"harris","year":"2012","journal-title":"Morgan Kaufmann"},{"key":"ref31","article-title":"The Design Warrior's Guide to FPGA's: Devices, Tools and Flows","author":"maxfield","year":"2004","journal-title":"Boston Newnes"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"},{"key":"ref10","article-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes","author":"piestrak","year":"1995","journal-title":"Wroclaw Oficyna Wydawnicza Politechniki Wroclavskiej"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110126"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766691"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856633"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2014.7027064"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2015.7493112"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117910060123"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2015.7493133"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971975"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80024-7"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(98)00028-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117915100112"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54825-8"},{"journal-title":"New Methods of Concurrent Checking Edition 1","year":"2008","author":"goessel","key":"ref6"},{"journal-title":"A Study of Self-Checking Circuit Design Based on Berger Code","year":"2007","author":"kang","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333312"},{"journal-title":"Railway Signalling and Interlocking","year":"2018","author":"theeg","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.54"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44162-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref1","article-title":"Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source)","author":"ubar","year":"2011","journal-title":"Information Science Reference Hershey - New York IGI Global"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971960"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/20389"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008257118423"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807694"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2000\/46578"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110129"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117917050113"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884413.pdf?arnumber=8884413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:17:17Z","timestamp":1658157437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884413","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}