{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T06:21:05Z","timestamp":1761718865652,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884414","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:34:05Z","timestamp":1572953645000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Ternary Parity Codes: Features"],"prefix":"10.1109","author":[{"given":"Dmitrii V.","family":"Efanov","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117918090060"},{"key":"ref10","first-page":"5157","article-title":"Balanced-Ternary Logic for Improved and Advanced Computing","volume":"5","author":"ahmad","year":"2014","journal-title":"International Journal of Computer Science and Information Technologies (IJCSIT)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea5030183"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/I2CT.2017.8226322"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297369"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2800015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2011.6032878"},{"key":"ref16","first-page":"152","article-title":"Design of an Online Testable Ternary Circuit from the Truth Table","author":"nayeem","year":"2012","journal-title":"Lecture Notes in Computer Science book series (LNCS volume 7581) Reversible Computation 4th International Workshop on Reversible Computation (RC 2012)"},{"key":"ref17","article-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes","author":"piestrak","year":"1995","journal-title":"Wroclaw Oficyna Wydawnicza Politechniki Wroclavskiej"},{"journal-title":"New Methods of Concurrent Checking Edition 1","year":"2008","author":"goessel","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110126"},{"key":"ref28","article-title":"Logical Methods of Analysis and Synthesis of Circuits","author":"pospelov","year":"1974","journal-title":"(in Russ) Moscow Energy"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/800266.810759"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/18.971741"},{"key":"ref3","article-title":"Ternary Computing Testbed 3-Trit Computer Architecture","author":"connely","year":"2008","journal-title":"California Polytechnic State University San Luis Obispo"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.1989.37766"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.17586\/0021-3454-2015-58-5-333-343"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CEEJ.1984.6593793"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography2010006"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nphys1150"},{"journal-title":"Small Digital Computing Machine Setun","year":"1962","author":"brusencov","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PrimeAsia.2013.6731176"},{"journal-title":"John von Neumann and the Origins of Modern Computing (History of Computing)","year":"1990","author":"aspray","key":"ref1"},{"key":"ref20","first-page":"303","article-title":"A Single Parity-Check Digit for One Trit Error Detection in Ternary Communication Systems: Gate-Level and Transistor-Level Designs","volume":"29","author":"mirzaee","year":"2017","journal-title":"Journal of Multiple-Valued Logic and Soft Computing"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/18.651001"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2015.7493133"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2069211"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/18.605613"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/18.623164"},{"key":"ref25","first-page":"228","article-title":"New Lower Bounds on Error-Correcting Ternary, Quaternary and Quinary Codes","author":"laaksonen","year":"2017","journal-title":"Lecture Notes in Computer Science 10495 Springer Coding Theory and Applications 5th International Castle Meeting ICMCTA 2017"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884414.pdf?arnumber=8884414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:17:17Z","timestamp":1658157437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884414","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}