{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:05:30Z","timestamp":1730221530644,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884417","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:34:05Z","timestamp":1572953645000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Accurate Soft Error Rate Reduction using Modified Resolution Method"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Stempkovskiy","sequence":"first","affiliation":[]},{"given":"Dmitry","family":"Telpukhov","sequence":"additional","affiliation":[]},{"given":"Vladislav","family":"Nadolenko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"205","article-title":"Quadded Logic","author":"tryon","year":"1962","journal-title":"Redundancy Techniques for Computing Systems"},{"key":"ref11","first-page":"400","volume":"28","author":"gavrilov","year":"2017","journal-title":"Methods to Increase Fault Tolerance of Combinational Integrated Microcircuits by Redundancy Coding \/\/ Computational Mathematics and Modeling"},{"key":"ref12","first-page":"1430","author":"stempkovskiy","year":"0","journal-title":"R-code for concurrent error detection and correction in the logic circuits \/\/ Proceedings of the 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus 2018)"},{"key":"ref13","first-page":"149","author":"krishnaswamy","year":"0","journal-title":"Enhancing design robustness with reliability-aware resynthesis and logic simulation \/\/ Proc 2007 IEEE\/ACM Int Conf Comput -Aided Des"},{"journal-title":"Development of Resynthesis Flow for Improving Logical Masking Features of Combinational Circuits \/\/ Proceedings of 2018 IEEE East-West Design and Test Symposium","year":"0","author":"stempkovskiy","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996785"},{"key":"ref16","volume":"t 21","author":"stempkovskiy","year":"2016","journal-title":"Metody povysheniya proizvoditel'nosti vychisleniy pri raschete metrik nadezhnosti kombinacionnykh logicheskikh skhem \/\/ Vychislitel'nye tekhnologii"},{"key":"ref17","first-page":"412","author":"mischenko","year":"0","journal-title":"T-based complete don't care computation for network optimization \/\/ DATE ‘05"},{"key":"ref18","first-page":"414","author":"plaza","year":"0","journal-title":"Node mergers in the presence of Don't Cares \/\/ ASP-DAC ‘07"},{"key":"ref4","first-page":"569","author":"stempkovskiy","year":"0","journal-title":"Practical metrics for evaluation of fault-tolerant logic design \/\/ Proceedings of the 2017 IEEE Russia Section Young Researchers in Electrical and Electronic Engineering Conference"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2014.11.004"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.154"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297674"},{"key":"ref8","first-page":"1424","author":"stempkovskiy","year":"0","journal-title":"Fast and accurate back propagation method for reliability evaluation of logic circuits \/\/ Proceedings of the 2018 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering"},{"key":"ref7","first-page":"264","volume":"55","author":"vaghef","year":"2015","journal-title":"Node-to-node error sensitivity analysis using a graph based approach for VLSI logic circuits Microelectronics Reliability"},{"key":"ref2","first-page":"5f.2.1","author":"mahatme","year":"0","journal-title":"Impact of technology scaling on the combinational logic soft error rate In International reliability physics symposium (IRPS)"},{"journal-title":"Improving combinational circuit resilience against soft errors via selective resource allocation \/\/ 2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)","year":"0","author":"yaran","key":"ref1"},{"journal-title":"Failure-Tolerant Computer Design","year":"1965","author":"pierce","key":"ref9"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884417.pdf?arnumber=8884417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:17:17Z","timestamp":1658157437000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884417","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}