{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T10:17:35Z","timestamp":1773656255769,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884420","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T06:34:05Z","timestamp":1572935645000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Masking Robust Testable PDFs"],"prefix":"10.1109","author":[{"given":"Anzhela","family":"Matrosova","sequence":"first","affiliation":[]},{"given":"Sergei","family":"Ostanin","sequence":"additional","affiliation":[]},{"given":"Semen","family":"Chernyshov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264376"},{"key":"ref3","article-title":"Delay fault testing for VLSI circuits","author":"krstic","year":"1998","journal-title":"Kluwer"},{"key":"ref10","first-page":"726","article-title":"Forming Patch Functions and Combinational Circuit Rectification","author":"matrosova","year":"2018","journal-title":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"},{"key":"ref6","article-title":"Efficient computation of ECO patch functions","author":"dao","year":"0","journal-title":"Proc DAC"},{"key":"ref11","year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742130"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s11182-018-1488-1"},{"key":"ref7","first-page":"1036","article-title":"Resource-Aware Functional ECO Patch Generation","author":"an-che cheng","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","article-title":"On delay fault testing in logic circuits","volume":"6","author":"lin","year":"1987","journal-title":"IEEE Trans Comput-Aided Design Integr Circuits Syst"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11182-019-01784-y"},{"key":"ref1","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"0","journal-title":"Proc of the International Test Conference"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","location":"Batumi, Georgia","start":{"date-parts":[[2019,9,13]]},"end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884420.pdf?arnumber=8884420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T11:25:23Z","timestamp":1658143523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884420","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}