{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:52:30Z","timestamp":1725594750569},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884434","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T06:34:05Z","timestamp":1572935645000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Masking Internal Node Faults and Trojan Circuits in Logical Circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Matrosova","sequence":"first","affiliation":[]},{"given":"V.","family":"Provkin","sequence":"additional","affiliation":[]},{"given":"E.","family":"Nikolaeva","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"695","author":"mangassarian","year":"2012","journal-title":"On error tolerance and Engineering Change with Partially Programmable Circuits"},{"key":"ref3","first-page":"237","article-title":"Increasing yield using partially-programmable circuits","author":"yamashita","year":"0","journal-title":"Workshop on Synthesis And System Integration of Mixed Information technologies (SASIMI)"},{"key":"ref6","first-page":"183","article-title":"On correction of the results of ternary simulation and preliminary estimation of the correction results","author":"matrosova","year":"0","journal-title":"Proceedings of the 6-th Biennal Conference on Electronics and Microsystems Technology Tallipp"},{"key":"ref5","first-page":"462","article-title":"Trojan Circuits Masking and Debugging of Combinational Circuits with LUT Insertion \/\/ 2018 IEEE International Conference on Automation, Quality and Testing, Robotics","author":"matrosova","year":"2018","journal-title":"AQTR 2018 (THETA 21)"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"ref8"},{"journal-title":"ESPRESSO Logic Minimization Software","year":"0","key":"ref7"},{"key":"ref2","first-page":"1036","article-title":"Resource-Aware Functional ECO Patch Generation","author":"an-che cheng","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref1","article-title":"Efficient computation of ECO patch functions","author":"dao","year":"0","journal-title":"Proc DAC"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884434.pdf?arnumber=8884434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T11:17:17Z","timestamp":1658143037000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884434","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}