{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:05:47Z","timestamp":1730221547224,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884474","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:34:05Z","timestamp":1572953645000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["On a Method for Segmentation of Memory Instances with Row Redundancies"],"prefix":"10.1109","author":[{"given":"Karen","family":"Amirkhanyan","sequence":"first","affiliation":[]},{"given":"Valery","family":"Vardanian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"144","article-title":"Design of reparable memory systems with shared row redundancies","author":"amirkhanyan","year":"2017","journal-title":"IEEE 11th Int'l Conf “Computer science and information technologies' (CSIT‘2017)"},{"key":"ref11","article-title":"Testing Semiconductor Memories: Theory & Practice","author":"van de goor","year":"1998","journal-title":"ComTex Publishing"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"journal-title":"Advanced test Methods for SRAMs - Effective Solutions for Dynamic fault Detection in Nanoscaled Technologies","year":"2010","author":"bosio","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.98"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref17","first-page":"1","author":"alexanyan","year":"2012","journal-title":"Various methods and apparatuses for memory modeling using a structural primitive verification for memory compilers"},{"key":"ref18","first-page":"1","author":"aleksanyan","year":"2010","journal-title":"Memory Modeling Using an Intermediate Level Structural Description"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903940"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2017906"},{"key":"ref6","first-page":"366","article-title":"A processor-based built-in self-repair design for embedded memories","author":"su","year":"0","journal-title":"Proc 12th Asian Test Symposium (ATS‘03)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.121"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AUTEST.2016.7589621"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"620","DOI":"10.1109\/TCAD.2011.2170569","article-title":"Efficient Built-In Self-Repair Techniques for Multiple Repairable Embedded RAMs","volume":"31","author":"lu","year":"2012","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","first-page":"366","article-title":"A processor-based built-in self-repair design for embedded memories","author":"su","year":"0","journal-title":"Proc 12th Asian Test Symp"},{"journal-title":"press release by Synopsys","article-title":"Imagination Technologies Adopts Synopsys STAR Memory System for Embedded Memory Test and Repair for New MIPS Processor","year":"0","key":"ref1"},{"key":"ref9","first-page":"137","article-title":"Viewpoint: memory BIST for shared-bus applications","author":"sargent","year":"2012","journal-title":"EDN Network"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884474.pdf?arnumber=8884474","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:45:36Z","timestamp":1658155536000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884474\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884474","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}