{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:05:47Z","timestamp":1730221547111,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884476","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T06:34:05Z","timestamp":1572935645000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["Qubit Test Synthesis Processor for SoC Logic"],"prefix":"10.1109","author":[{"given":"Wajeb","family":"Gharibi","sequence":"first","affiliation":[]},{"given":"David","family":"Devadze","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Hahanov","sequence":"additional","affiliation":[]},{"given":"Eugenia","family":"Litvinova","sequence":"additional","affiliation":[]},{"given":"Ivan","family":"Hahanov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TR.2009.2034946"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ISVDAT.2015.7208060"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DATE.2006.244176"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/VLSID.2019.00105"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ATS.2014.24"},{"year":"2009","author":"whitney","journal-title":"Practical Fault Tolerance for Quantum Circuits","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ATS.2004.84"},{"year":"2014","author":"lipton","journal-title":"Quantum algorithms via Linear Algebra","key":"ref17"},{"key":"ref18","article-title":"Diagnosis and repair method of SoC memory","volume":"7","author":"hahanov","year":"0","journal-title":"Proc WSEAS Trans Circuits Syst"},{"key":"ref19","article-title":"Algebra-logical method for SoC embedded memory repair","author":"hahanov","year":"0","journal-title":"Proc Int Conf Mixed Design of Integrated Circuits and System"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/EWDTS.2018.8524619"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/BEC.2010.5631842"},{"key":"ref6","first-page":"45","article-title":"Qubit test synthesis for the black box functionalities","author":"hahanov","year":"2017","journal-title":"Proc of 5th Prague Embedded Systems Workshop"},{"key":"ref5","article-title":"Quantum Data Structures for SoC Component Testing","volume":"6","author":"hahanov","year":"2017","journal-title":"International Journal of Design Analysis and Tools for Integrated Circuits and Systems"},{"key":"ref8","first-page":"445","article-title":"Quantum Sequencer for the Minimal Test Synthesis of Black-box Functionality","author":"hahanov","year":"2017","journal-title":"Proc of IEEE East-West Design and Test Symposium"},{"key":"ref7","first-page":"10","article-title":"Quantum Deductive Fault Simulation","author":"hahanov","year":"2018","journal-title":"Proc of Int'l Conf Modeling Sim and Vis Methods (MSV'18) in The 2018 World Congress in Computer Science Computer Engineering & Applied Computing (CSCE2018)"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1007\/978-3-319-54825-8"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1017\/CBO9780511976667"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/DATE.1999.761212"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1007\/978-3-642-17545-9"},{"year":"2012","author":"chadradhar","journal-title":"Neural Models and Algorithms for Digital Testing","key":"ref22"},{"year":"2018","author":"asai","journal-title":"VLSI Design and Test for Systems Dependability","key":"ref21"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ICISE.2017.20"},{"key":"ref23","article-title":"DFTMAX Ultra. New Technology to Address Key Test Challenges","author":"cy","year":"2013","journal-title":"White Paper"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884476.pdf?arnumber=8884476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T11:17:17Z","timestamp":1658143037000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884476","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}