{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:05:47Z","timestamp":1730221547847,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,9,1]],"date-time":"2019-09-01T00:00:00Z","timestamp":1567296000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1109\/ewdts.2019.8884480","type":"proceedings-article","created":{"date-parts":[[2019,11,5]],"date-time":"2019-11-05T11:34:05Z","timestamp":1572953645000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Terms of Arrangement Reckoning Self-Checking Embedded Check Circuits based on Boolean Complement Up to Constant-Weight Code \u20181-out-of-3\u2019"],"prefix":"10.1109","author":[{"given":"Dmitry","family":"Efanov","sequence":"first","affiliation":[]},{"given":"Valery","family":"Sapozhnikov","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Sapozhnikov","sequence":"additional","affiliation":[]},{"given":"German","family":"Osadchy","sequence":"additional","affiliation":[]},{"given":"Dmitry","family":"Pivovarov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.06.015"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10513-005-0174-2"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008244815697"},{"key":"ref13","article-title":"Concurrent Checking by Use of Complementary Circuits for «1-out- of-3» Codes","author":"saposhnikov","year":"2002","journal-title":"5th International Workshop IEEE DDECS 2002 Brno Czech Republic"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021884727370"},{"journal-title":"New Methods of Concurrent Checking Edition 1","year":"2008","author":"goessel","key":"ref15"},{"key":"ref16","article-title":"A Self-Checking Circuit for Concurrent Checking by 1-out-of-4 code with Design Optimization using Constraint Don't Cares","author":"sen","year":"2010","journal-title":"National Conference on Emerging trends and advances in Electrical Engineering and Renewable Energy (NCEEERE 2010) Sikkim Manipal Institute of Technology Sikkim held during"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEAM.2017.8076374"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110076"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676478"},{"key":"ref4","article-title":"Principles of Modern Digital Design","author":"lala","year":"2007","journal-title":"John Wiley & Sons New Jersey"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2004.1333312"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856627"},{"key":"ref5","article-title":"Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source)","author":"ubar","year":"2011","journal-title":"Information Science Reference"},{"key":"ref8","first-page":"83","article-title":"Design of Totally Self-Checking Combinational Circuits by Use of Complementary Circuits","author":"saposhnikov","year":"2004","journal-title":"Proceedings of East-West Design & Test Workshop Yalta"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"journal-title":"Fault-Tolerant Computer System Design","year":"1996","author":"pradhan","key":"ref2"},{"key":"ref9","article-title":"VLSI Test Principles and Architectures: Design for Testability","author":"wang","year":"2006","journal-title":"San Francisco Morgan Kaufmann Publishers"},{"key":"ref1","article-title":"Error Detection Circuits","author":"goessel","year":"1994","journal-title":"London McGraw-Hill"},{"key":"ref20","first-page":"1362","article-title":"Necessary and Sufficient Conditions for the Design of Totally Checking Circuits of Compression by Modulo 2","volume":"40","author":"aksyonova","year":"1979","journal-title":"Automation & Remote Control"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807622"},{"key":"ref21","first-page":"33","article-title":"Constraint Don't Cares for Optimizing Designs for Concurrent Checking by 1-out-of-3 Codes","author":"das","year":"2012","journal-title":"Proc 10th Workshop on Boolean Problems"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971975"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.17223\/19988605\/41\/9"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117918090060"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/20389"}],"event":{"name":"2019 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2019,9,13]]},"location":"Batumi, Georgia","end":{"date-parts":[[2019,9,16]]}},"container-title":["2019 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8871308\/8884369\/08884480.pdf?arnumber=8884480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T15:25:23Z","timestamp":1658157923000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8884480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2019.8884480","relation":{},"subject":[],"published":{"date-parts":[[2019,9]]}}}