{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:06:18Z","timestamp":1730221578377,"version":"3.28.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/ewdts50664.2020.9225111","type":"proceedings-article","created":{"date-parts":[[2020,10,15]],"date-time":"2020-10-15T20:00:47Z","timestamp":1602792047000},"page":"1-5","source":"Crossref","is-referenced-by-count":2,"title":["Co-Embedding Additional Security Data and Obfuscating Low-Level FPGA Program Code"],"prefix":"10.1109","author":[{"given":"Kostiantyn","family":"Zashcholkin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oleksandr","family":"Drozd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruslan","family":"Shaporin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olena","family":"Ivanova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myroslav","family":"Drozd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref33","article-title":"Intel FPGA Architecture"},{"year":"0","key":"ref32"},{"year":"0","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/DESSERT.2018.8409130"},{"year":"0","key":"ref37","article-title":"Zsteg"},{"year":"0","author":"veritas","key":"ref36"},{"journal-title":"Stegdetect","year":"0","key":"ref35"},{"journal-title":"McAfee Steganography Analysis Tool","year":"0","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DESSERT.2019.8770035"},{"article-title":"Cryptography and Network Security: Principles and Practice","year":"2017","author":"stallings","key":"ref11"},{"journal-title":"Computer Security","year":"2018","author":"bishop","key":"ref12"},{"journal-title":"Information and Computer Security","year":"2017","author":"vacca","key":"ref13"},{"key":"ref14","article-title":"Research on the Hash Function Structures and its Application","author":"yang","year":"2016","journal-title":"IEEE Int Conf Personal Wireless Communications"},{"journal-title":"Digital signatures Advances in Information Security","year":"2018","author":"katz","key":"ref15"},{"journal-title":"Principles of Computer Security","year":"2015","author":"conklin","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2482513.2482537"},{"key":"ref18","first-page":"481","article-title":"Algebra-logical method for SoC embedded memory repair","author":"hahanov","year":"2008","journal-title":"Proc Int Conference Mixed Design of Integrated Circuits and Systems MIXDES"},{"article-title":"Digital Watermarking and Steganography: Fundamentals and Techniques","year":"2017","author":"shih","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2019.8884477"},{"journal-title":"High-Performance Computing Using FPGAs","year":"2016","author":"vanderbauwhede","key":"ref4"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"207","DOI":"10.47839\/ijc.18.2.1419","article-title":"Frame Selective and Dynamic Pattern Based Model for Effective and Secure Video Watermarking","volume":"18","author":"juneja","year":"2019","journal-title":"International Journal of Computing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-04708-9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2016.7807659"},{"key":"ref29","first-page":"267","article-title":"Formation of the Interval Stego Key for the Digital Watermark Used in Integrity Monitoring of FPGA-Based Systems","volume":"2623","author":"zashcholkin","year":"2020","journal-title":"CEUR Workshop Proceedings"},{"journal-title":"Digital Systems Design with FPGAs","year":"2017","author":"unsalan","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DT.2013.6566310"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1007\/978-3-030-00253-4_4","article-title":"Checkable FPGA Design: Energy Consumption, Throughput and Trustworthiness","volume":"171","author":"drozd","year":"2019","journal-title":"Green IT Engineering Social Business and Industrial Applications Studies in Systems Decision and Control"},{"journal-title":"FPGA-based Embedded System Developers Guide","year":"2018","author":"raj","key":"ref2"},{"journal-title":"Hardware Security and Trust Design and Deployment of Integrated Circuits in a Threatened Environment","year":"2017","author":"sklavos","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781315162133"},{"journal-title":"Steganography in Digital Media","year":"2010","author":"fridrich","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-2095-7"},{"journal-title":"Steganography and watermarking","year":"2013","author":"yang","key":"ref21"},{"key":"ref24","first-page":"654","article-title":"Improving of a Circuit Checkability and Trustworthiness of Data Processing Results in LUT-based FPGA Components of Safety-Related Systems","volume":"1844","author":"drozd","year":"2017","journal-title":"CEUR Workshop Proceedings"},{"key":"ref23","first-page":"322","article-title":"Use of Natural LUT Redundancy to Improve Trustworthiness of FPGA Design","volume":"1614","author":"drozd","year":"2016","journal-title":"CEUR Workshop Proceedings"},{"journal-title":"Steganography in digital images","year":"2018","author":"yahya","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0824-6"}],"event":{"name":"2020 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2020,9,4]]},"location":"Varna, Bulgaria","end":{"date-parts":[[2020,9,7]]}},"container-title":["2020 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9220087\/9224633\/09225111.pdf?arnumber=9225111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:34:30Z","timestamp":1656344070000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9225111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/ewdts50664.2020.9225111","relation":{},"subject":[],"published":{"date-parts":[[2020,9]]}}}