{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:06:20Z","timestamp":1730221580382,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T00:00:00Z","timestamp":1598918400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,9]]},"DOI":"10.1109\/ewdts50664.2020.9225129","type":"proceedings-article","created":{"date-parts":[[2020,10,15]],"date-time":"2020-10-15T16:00:47Z","timestamp":1602777647000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Hardware Implementation of Timed Logical Control FSM"],"prefix":"10.1109","author":[{"given":"Maryna","family":"Miroschnyk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Shkil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dariia","family":"Rakhlis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elvira","family":"Kulak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Inna","family":"Filippenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mykyta","family":"Malakhov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"193","article-title":"Testing Components of Interacting Timed Finite State Machines \/ M. Gromov, A. Tvardovskii, N. Yevtushenko","author":"gromov","year":"2016","journal-title":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/QSIC.2011.30"},{"key":"ref10","first-page":"488","article-title":"Design of real-time logic control system on FPGA \/ M. Miroschnyk, A. Shkil, E. Kulak, D. Rakhlis, I. Filippenko, M. Hoha, M. Malakhov, V. Serhiienko","author":"shkil","year":"2019","journal-title":"2019 IEEE East-West Design & Test Symposium (EWDTS)"},{"key":"ref6","first-page":"486","article-title":"Minimizing Deterministic Timed Finite State Machines \/ D. Bresolin, A. Tvardovskii, N. Yevtushenko, T. Villa, M. Gromov","volume":"51","author":"bresolin","year":"2018","journal-title":"14th IFAC Workshop on Discrete Event Systems WODES 2018 – IFAC-PapersOnLine"},{"key":"ref11","first-page":"267","author":"baranov","year":"2008","journal-title":"Logic and System Design of Digital Systems \/ S Baranov"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.15514\/ISPRAS-2017-29(4)-9"},{"key":"ref12","first-page":"137","article-title":"Design timed FSM with VHDL Moore pattern \/ M.A. Miroschnyk, A.S. Shkil, E.N. Kulak, D.Y. Rakhlis, A.M. Miroshnyk, N.V. Malahov","volume":"2","author":"shkil","year":"2020","journal-title":"Radio Electronics Computer Science Control"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2017.8247830"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1134\/S1064230715010074","article-title":"Structural models of finite-state machines for their implementation on programmable logic devices and systems on chip \/ A.S.Klimowicz, V.V. Solov’ev","volume":"54","author":"solov\u2019ev","year":"2015","journal-title":"Journal of Computer and Systems Sciences International"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(94)90010-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/9657.001.0001"},{"key":"ref1","first-page":"899","article-title":"Software Automation Design: Algorithmization and Programming of Problems of Logical Control \/ A.A. Shalyto","volume":"39","author":"shalyto","year":"2000","journal-title":"Journal of Computer and System Sciences International"}],"event":{"name":"2020 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2020,9,4]]},"location":"Varna, Bulgaria","end":{"date-parts":[[2020,9,7]]}},"container-title":["2020 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9220087\/9224633\/09225129.pdf?arnumber=9225129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T11:34:30Z","timestamp":1656329670000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9225129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts50664.2020.9225129","relation":{},"subject":[],"published":{"date-parts":[[2020,9]]}}}