{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:52:52Z","timestamp":1767084772358,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9580979","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["AFTAB: A RISC-V Implementation with Configurable Gateways for Security"],"prefix":"10.1109","author":[{"given":"Maryam","family":"Rajabalipanah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahboobe Sadeghipour","family":"Roodsari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zahra","family":"Jahanpeima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Roascio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Prinetto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00066"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3129743.3129748"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IAEAC.2018.8577547"},{"key":"ref30","first-page":"1358","article-title":"Control flow integrity based on lightweight encryption architecture","volume":"37","author":"pengfei","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"volume":"1","journal-title":"Cyclone IV Device Handbook","year":"2016","key":"ref35"},{"journal-title":"Intel® Arria® 10 Core Fabric and General Purpose I\/Os Handbook","year":"2021","key":"ref34"},{"key":"ref10","article-title":"Design of the RISC-V instruction set architecture","author":"waterman","year":"2016","journal-title":"University of California"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2018.8445101"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2924090"},{"key":"ref13","first-page":"1","article-title":"Developing an AI IoT application with open software on a RISC-V SoC","author":"torres-s\u00e1nchez","year":"2020","journal-title":"2020 Conference on Design of Circuits and Integrated Systems (DCIS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2020.01009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2133375.2133377"},{"key":"ref16","article-title":"RISC-V offers simple, modular ISA","author":"kanter","year":"2016","journal-title":"Microprocessor Report"},{"journal-title":"Editors Andrew Waterman and Krste Asanovi´c RISC-V Foundation","article-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 20191213","year":"2019","key":"ref17"},{"key":"ref18","first-page":"177","article-title":"Hardware Security, Vulnerabilities, and Attacks: A Comprehensive Taxonomy","author":"prinetto","year":"2020","journal-title":"ITASEC"},{"key":"ref19","article-title":"The Future of Cybersecurity in Italy: Strategic Focus Areas","author":"baldoni","year":"2018","journal-title":"Consorzio Interuniversitario Nazionale per l’Informatica - CINI"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1655077.1655083"},{"key":"ref4","first-page":"151","article-title":"Research on Control Flow Integrity Verification in ARM Architecture","author":"yanqiu","year":"2015","journal-title":"Computer Engineering"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.166"},{"journal-title":"PaX Address Space Layout Randomization","year":"2003","author":"team","key":"ref3"},{"journal-title":"Intel Control Flow Enforcement Technology","year":"2016","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2018.2819983"},{"journal-title":"Intel memory protection extensions (intel mpx) enabling guide","year":"2015","author":"ramakesavan","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714980"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3092627.3092629"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1609956.1609960"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714811"},{"key":"ref1","first-page":"63","article-title":"Stackguard: automatic adaptive detection and prevention of buffer-overflow attacks","volume":"98","author":"cowan","year":"1998","journal-title":"USENIX Security Symposium"},{"key":"ref20","first-page":"14","article-title":"Smashing the stack for fun and profit","volume":"7","author":"one","year":"1996","journal-title":"Phrack Magazine"},{"key":"ref22","first-page":"552","article-title":"The geometry of innocent flesh on the bone: Return-into-libc without function calls (on the x86)","author":"shacham","year":"2007","journal-title":"Proceedings of the 14th ACM conference on Computer and Communications Security"},{"journal-title":"Getting Around Non-executable Stack (And Fix)","year":"1997","key":"ref21"},{"key":"ref24","first-page":"291","article-title":"Address Obfuscation: An Efficient Approach to Combat a Broad Range of Memory Error Exploits","volume":"12","author":"bhatkar","year":"2003","journal-title":"USENIX Security Symposium"},{"journal-title":"CWE-119 Improper Restriction of Operations within the Bounds of a Memory Buffer","year":"2021","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3316415"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ACSAC.2009.16"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09580979.pdf?arnumber=9580979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:57Z","timestamp":1652201757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9580979","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}