{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:06:33Z","timestamp":1730221593814,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9580984","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Combined Use of Equivalent and Non-Equivalent Transformations of FPGA Program Code to Embedding Additional Security Data"],"prefix":"10.1109","author":[{"given":"Olena","family":"Ivanova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oleksandr","family":"Drozd","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kostiantyn","family":"Zashcholkin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yulian","family":"Sulima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Intel FPGA Architecture","year":"2021","key":"ref39"},{"journal-title":"Intel Cyclone FPGA series","year":"2021","key":"ref38"},{"key":"ref33","first-page":"332","article-title":"Ontological Approach to the Assessment of Information Sufficiency for Software Quality Determination","volume":"1614","author":"hovorushchenko","year":"0","journal-title":"CEUR-WS 2016"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2014.7027064"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICIEAM.2016.7911431"},{"key":"ref30","first-page":"1","article-title":"IEEE Standard for Floating-Point Arithmetic","year":"2019","journal-title":"IEEE Std 754-2019"},{"journal-title":"Intel Quartus","year":"2021","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS50664.2020.9225111"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1201\/9781315121109"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2881680"},{"journal-title":"Computer Security","year":"2018","author":"bishop","key":"ref10"},{"journal-title":"McAfee Steganography Analysis Tool","year":"2021","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1504\/IJCCBS.2010.036605"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/PBSE001E"},{"journal-title":"Cryptography and Network Security Principles and Practice","year":"2017","author":"stallings","key":"ref13"},{"journal-title":"Computer Security Handbook","year":"2014","author":"bosworth","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.31341\/jios.42.1.4"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2019.8884477"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SYSCON.2019.8836921"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2482513.2482537"},{"key":"ref19","first-page":"267","article-title":"Formation of the interval stego key for the digital watermark used in integrity monitoring of FPGA-based systems","volume":"2623","author":"zashcholkin","year":"2020","journal-title":"CEUR Workshop Proceedings"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2716355"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-68161-0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.47839\/ijc.20.1.2101"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-0824-6"},{"key":"ref6","first-page":"30","article-title":"Development of Checkability in FPGA Components of Safety-Related Systems","volume":"2762","author":"drozd","year":"2020","journal-title":"CEUR Workshop Proceedings"},{"key":"ref29","first-page":"242","article-title":"Testing of relay-contact circuits of railway signalling and interlocking","author":"efanov","year":"2017","journal-title":"Proceedings of the IEEE EWDTS"},{"journal-title":"FPGA-based Embedded System Developers Guide","year":"2018","author":"raj","key":"ref5"},{"key":"ref8","first-page":"526","author":"bhunia","year":"2018","journal-title":"Hardware Security A Hands-on Learning Approach"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSET49122.2020.235591"},{"journal-title":"High-Performance Computing Using FPGAs","year":"2016","author":"vanderbauwhede","key":"ref2"},{"journal-title":"Foundations of Hardware IP Protection","year":"2018","author":"bossuet","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1201\/9781315162133"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DESSERT.2018.8409130"},{"key":"ref22","first-page":"322","article-title":"Use of Natural LUT Redundancy to Improve Trustworthiness of FPGA Design","volume":"1614","author":"drozd","year":"2016","journal-title":"CEUR Workshop Proceedings"},{"journal-title":"Cryptography Engineering","year":"2013","author":"ferguson","key":"ref21"},{"journal-title":"StegoVeritas","year":"2021","key":"ref42"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/WAINA.2017.54"},{"journal-title":"Stegdetect","year":"2021","key":"ref41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS50664.2020.9224861"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2879878"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1007\/978-3-319-55595-9_4","article-title":"Green cyber-physical computing as sustainable development model","volume":"105","author":"hahanov","year":"0","journal-title":"Studies in Systems Decision and Control"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09580984.pdf?arnumber=9580984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:56Z","timestamp":1652201756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9580984","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}