{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:06:34Z","timestamp":1730221594384,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9580989","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Using Architecture Simulation Tool for Memory Subsystem Evaluation in Multi-core Systems"],"prefix":"10.1109","author":[{"given":"Chibisov","family":"Peter","sequence":"first","affiliation":[]},{"given":"Grevtsev","family":"Nikita","sequence":"additional","affiliation":[]},{"given":"Kuleshov","family":"Aleksey","sequence":"additional","affiliation":[]},{"given":"Zubkovsky","family":"Pavel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.22581\/muet1982.1704.08"},{"journal-title":"Memory Characterization of Workloads Using Instrumentation-Driven Simulation","year":"2008","author":"jaleel","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.52"},{"journal-title":"Evaluation of Cache Inclusion Policies in Cache Management","year":"2017","author":"drault","key":"ref5"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1007\/978-3-319-09879-1_10","article-title":"Simulation of L2 Cache Separation Impact in CPU Performance","volume":"311","author":"\u00e7ano","year":"2014","journal-title":"Advances in Intelligent Systems and Computing"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3372393"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09580989.pdf?arnumber=9580989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:57Z","timestamp":1652201757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9580989","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}