{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T22:05:28Z","timestamp":1751839528914,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9580992","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Polynomial Codes Properties Application in Concurrent Error-Detection Systems of Combinational Logic Devices"],"prefix":"10.1109","author":[{"given":"Ruslan","family":"Abdullaev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Efanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"500","author":"blahut","year":"1983","journal-title":"Theory and Practice of Error Control Codes"},{"journal-title":"Error Correcting Codes","year":"1961","author":"peterson","key":"ref11"},{"key":"ref12","first-page":"295","author":"sellers","year":"1968","journal-title":"Error Detecting Logic for Digital Computers"},{"key":"ref13","first-page":"151","article-title":"Hamming codes in functional control systems of logical devices","author":"sapozhnikov","year":"2018","journal-title":"monograph (in Russ)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2013.6673097"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.17586\/0021-3454-2015-58-5-333-343"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1155\/1998\/20389"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971960"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1007\/BF00971975","article-title":"Design of Self-Testing and On-Line Fault Detection Combinational Circuits with Weakly Independent Outputs","volume":"4","author":"sogomonyan","year":"1993","journal-title":"Journal of Electronic Testing Theory and Applications"},{"journal-title":"Collection of Digital Design Benchmarks","year":"0","key":"ref19"},{"key":"ref4","first-page":"164","author":"bennetts","year":"1984","journal-title":"Design of Testable Logic Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1142\/9407"},{"key":"ref6","first-page":"216","author":"shcherbakov","year":"1975","journal-title":"Self-correcting discrete devices"},{"key":"ref5","first-page":"578","article-title":"Design and Test Technology for Dependable Systems-on-Chip","author":"ubar","year":"2011","journal-title":"premier reference source Information Science Reference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(61)80037-5"},{"key":"ref7","first-page":"435","author":"navabi","year":"0","journal-title":"Digital System Test and Testable Design Using HDL Models and Architectures"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54825-8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref1","first-page":"407","author":"rao","year":"2015","journal-title":"Channel Coding Techniques for Wireless Communications"},{"key":"ref20","first-page":"45","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Electronics Research Laboratory Department of Electrical Engineering and Computer Science University of California"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2019.8884451"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2018.8524684"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSET.2018.8336320"},{"key":"ref23","first-page":"142","article-title":"Hidden Fault Analysis of FPGA Projects for Critical Applications","author":"drozd","year":"2020","journal-title":"Proceedings of the IEEE International Conference on Advanced Trends in Radioelectronics Telecommunications and Computer Engineering (TCSET)"},{"key":"ref25","first-page":"30","article-title":"Development of Checkability in FPGA Components of Safety-Related Systems","volume":"2762","author":"drozd","year":"2020","journal-title":"CEUR Workshop Proceedings"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09580992.pdf?arnumber=9580992","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:56Z","timestamp":1652201756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580992\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9580992","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}