{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T15:10:16Z","timestamp":1773414616114,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9580997","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-4","source":"Crossref","is-referenced-by-count":21,"title":["UVM Verification IP for AXI"],"prefix":"10.1109","author":[{"given":"Vazgen","family":"Melikyan","sequence":"first","affiliation":[]},{"given":"Stepan","family":"Harutyunyan","sequence":"additional","affiliation":[]},{"given":"Artak","family":"Kirakosyan","sequence":"additional","affiliation":[]},{"given":"Taron","family":"Kaplanyan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.17762\/ijritcc2321-8169.150389"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIC.2017.8524556"},{"key":"ref10","first-page":"2106","year":"2019","journal-title":"VCS User Guide"},{"key":"ref6","article-title":"Development of JTAG Verification IP in UVM Methodology","volume":"1","author":"milna","year":"2013","journal-title":"International Journal for Scientific Research and Development"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.48"},{"key":"ref8","first-page":"260","article-title":"Verification methodology manual for SystemVerilog","author":"bergeron","year":"2006","journal-title":"Springer Science & Business Media"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICACCI.2018.8554919"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2017.8093248"},{"key":"ref9","year":"2011","journal-title":"Universal Verification Methodology 1 1 User&#x2019;s guide CA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138671"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","location":"Batumi, Georgia","start":{"date-parts":[[2021,9,10]]},"end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design &amp; Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09580997.pdf?arnumber=9580997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:57Z","timestamp":1652201757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9580997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9580997","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}