{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:11:49Z","timestamp":1740100309439,"version":"3.37.3"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006769","name":"Russian Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006769","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9581005","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Design Validation of Recurrent Signal Processor FPGA prototype"],"prefix":"10.1109","author":[{"given":"Yury","family":"Stepchenkov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Khilko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yury","family":"Shikunov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgy","family":"Orlov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"96","article-title":"Design under time constraints: verification of designs based on FPGAs","author":"grushvitsky","year":"2008","journal-title":"Components and technologies"},{"journal-title":"Validation and Testing of Engineered Systems","year":"2010","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EnT48576.2020.00017"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"key":"ref11","first-page":"52","article-title":"Recurrent data-flow architecture: features and realization problems","author":"stepchenkov","year":"2017","journal-title":"Problems of Perspective Micro-and Nanoelectronic Systems Development ? 2016 part 1"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2019.8657140"},{"journal-title":"Object-Oriented Software Construction","year":"1988","author":"meyer","key":"ref12"},{"journal-title":"Professional Verification A Guide to Advanced Functional Verification","year":"2004","author":"wilcox","key":"ref8"},{"journal-title":"Methods of software verification - Institute for System Programming of the RAS","year":"2008","author":"kuliamin","key":"ref7"},{"journal-title":"ZL38064 Audio Processor with Retune ASR Engine","year":"2021","key":"ref2"},{"journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches","year":"2005","author":"lam","key":"ref9"},{"key":"ref1","first-page":"59","article-title":"Recurrent data-flow architecture: technical aspects of implementation and modeling results","author":"khilko","year":"2017","journal-title":"Problems of Perspective Micro- and Nanoelectronic Systems Development - 2016 Proceedings"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09581005.pdf?arnumber=9581005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:57Z","timestamp":1652201757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9581005","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}