{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:57:29Z","timestamp":1725577049274},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9581009","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Power Supply Ramp-up And Ramp-down Detector For Dynamic Memory Refresh Using 16nm Technological Process"],"prefix":"10.1109","author":[{"given":"Vazgen","family":"Gevorgyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nune","family":"Grigoryan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shavarsh","family":"Melikyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davit","family":"Musayelyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/EmbeddedCom-ScalCom.2009.70"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/9780470891179"},{"journal-title":"The Art of Analog Layout","year":"2001","author":"hastings","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4203"},{"journal-title":"Hspice Reference Manual","year":"2017","key":"ref7"},{"journal-title":"Microelectronic Circuits","year":"2014","author":"sedra","key":"ref2"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2017","author":"razavi","key":"ref1"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09581009.pdf?arnumber=9581009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:56Z","timestamp":1652201756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9581009","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}