{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:54:09Z","timestamp":1725576849936},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9581014","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T17:13:28Z","timestamp":1635268408000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["An In-Pandemic View on the Global Trends in Microelectronic Design and Market"],"prefix":"10.1109","author":[{"given":"Sergey","family":"Mosin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maxim","family":"Kislyakov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.23919\/PanPacific.2019.8696919"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NEMO.2015.7415104"},{"key":"ref12","first-page":"212","article-title":"Design, CAD and technology challenges for future processors: 3D perspectives","author":"burns","year":"2011","journal-title":"2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC) DAC"},{"key":"ref13","first-page":"359","article-title":"Design Automation of Integrated Circuits by Network-on-Chip Technology","author":"bykov","year":"2012","journal-title":"Proc of Modern Problems of Radio Engineering Telecommunications and Computer Science Proceedings of the international Conference TCSET’2012"},{"journal-title":"Design for Reliability","year":"2021","author":"bailey","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.135"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2013.6749695"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.matcom.2007.11.001"},{"key":"ref18","first-page":"76","article-title":"Test program generation for mixed-signal integrated circuits based on automata network","author":"mosin","year":"2015","journal-title":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"},{"key":"ref19","first-page":"1","article-title":"A new approach for electronic design automation of analog building blocks","author":"alaybeyo?lu","year":"2018","journal-title":"2018 26th Signal Processing and Communications Applications Conference (SIU)"},{"journal-title":"IC-Insights April Update to The McCLEAN REPORT 2020 EDITION","year":"2020","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3038337"},{"journal-title":"EDA IP Revenues Soar","year":"2021","author":"sperling","key":"ref3"},{"article-title":"2020 Wilson Research Group functional verification study: IC\/ASIC functional verification trend report","year":"2021","author":"foster","key":"ref6"},{"key":"ref5","article-title":"Semiconductor Industry from 2015 to 2025","author":"jones","year":"2021","journal-title":"International Business Strategies (IBS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2007.4430873"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CADSM.2007.4297554"},{"journal-title":"International Roadmap for Semiconductors","year":"1992","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/AM-FPD.2018.8437371"},{"journal-title":"3D IC Report Yole Development","year":"2007","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2012.6212640"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-5758-9_21"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-28658-7_33"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CSTIC.2017.7919774"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1117\/3.2217861"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1134\/S1063739719050081"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2012.6212643"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09581014.pdf?arnumber=9581014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:55:56Z","timestamp":1652187356000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9581014","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}