{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,19]],"date-time":"2025-09-19T07:23:49Z","timestamp":1758266629264,"version":"3.37.3"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006769","name":"Russian Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006769","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9581027","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["New Metric for Evaluating the Effectiveness of Redundancy in Fault-Tolerant Logic Circuits"],"prefix":"10.1109","author":[{"given":"Dmitry Vl.","family":"Telpukhov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatiana D.","family":"ZHukova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009139"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.229762"},{"key":"ref13","first-page":"749","article-title":"Improving the Fault Tolerance of Logic Circuits Using Non-Standard Majority Elements","volume":"21","author":"stempkovskiy","year":"2015","journal-title":"Informacionnye Tehnologii"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.002"},{"journal-title":"Self-Checking Devices and Fault-Tolerant Systems","year":"1989","author":"sogomonjan","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.31114\/2078-7707-2020-4-51-57"},{"journal-title":"Self-correcting discrete devices","year":"1975","author":"shcherbakov","key":"ref17"},{"journal-title":"Improving the reliability of digital devices methods of redundant coding","year":"1974","author":"hetagurov","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10598-018-9403-8"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856627"},{"key":"ref27","first-page":"1","article-title":"CICADA: A New Tool to Design Circuits with Correction and Detection Abilities","author":"stempkovsky","year":"2021","journal-title":"In Proc of the 2021 International Siberian Conference on Control and Communications (SIBCON)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1134\/S0005117919060079"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1993.627361"},{"key":"ref5","first-page":"33","article-title":"Constraint Don’t Cares for Optimizing Designs for Concurrent Checking by 1-out-of-3 Codes","author":"das","year":"2012","journal-title":"In Proc of the 10th Intern Workshops on Boolean Problems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/54.587743"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.58"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861093"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450421"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.31114\/2078-7707-2018-4-98-104"},{"key":"ref22","first-page":"195","article-title":"Synthesis Method of Fault-Tolerant Combination Circuits with CED Based on LDPC Code","author":"stempkovskij","year":"2019","journal-title":"Izvestiya SFedU Engineering Sciences"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.7551\/mitpress\/4347.001.0001"},{"key":"ref24","first-page":"179","article-title":"Design of Fault-Tolerance Logic Circuits Base on Hamming Spaces","volume":"2","author":"tel\u2019puhov","year":"2017","journal-title":"In Proc of the International Conference on Intelligent Systems and Information Technologies"},{"key":"ref23","article-title":"Boolean Logic with Fault Tolerant Coding","volume":"9","author":"alagoz","year":"2009","journal-title":"OncuBilim Algorithm and Systems Labs"},{"journal-title":"Collection of Digital Design Benchmarks","year":"2021","key":"ref26"},{"journal-title":"Introduction to Numerical Methods","year":"2012","author":"chasnov","key":"ref25"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09581027.pdf?arnumber=9581027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:55Z","timestamp":1652201755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9581027","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}