{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:57:59Z","timestamp":1725577079364},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9581046","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Assertion Based Design of Timed Finite State Machine"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Shkil","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anatolii","family":"Miroshnyk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgiy","family":"Kulak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyrylo","family":"Pshenychnyi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/QSIC.2011.30"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.comnet.2007.10.002"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/b117047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.15588\/1607-3274-2020-2-14"},{"key":"ref8","first-page":"75","article-title":"Verification of digital devices based on the use of testability analysis and assertion libraries","author":"hahanov","year":"2007","journal-title":"The Development and Management of Information System"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/UkrMiCo47782.2019.9165509"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/9657.001.0001","author":"pedroni","year":"2013","journal-title":"Finite State Machines in Hardware Theory and Design (With VHDL and SystemVerilog)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2019.8884387"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09581046.pdf?arnumber=9581046","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:55Z","timestamp":1652201755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581046\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9581046","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}