{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:06:51Z","timestamp":1730221611380,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,10]],"date-time":"2021-09-10T00:00:00Z","timestamp":1631232000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,10]]},"DOI":"10.1109\/ewdts52692.2021.9581048","type":"proceedings-article","created":{"date-parts":[[2021,10,26]],"date-time":"2021-10-26T21:13:28Z","timestamp":1635282808000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["Application of Constant-Weight Code \u20181-out-of-4\u2019 while Synthesis of Self-Checking Combinational Devices"],"prefix":"10.1109","author":[{"given":"Dmitry","family":"Efanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"German","family":"Osadchy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"6","article-title":"Multi-Level Logic Optimization by Implication Analysis","author":"kunz","year":"1994","journal-title":"Proceedings of IEEE\/ACM International Conference on Computer Aided Design (ICCAD’94)"},{"key":"ref38","first-page":"328","article-title":"Sequential Circuit Design Using Synthesis and Optimization","author":"sentovich","year":"1992","journal-title":"Proceedings IEEE International Conference on Computer Design VLSI in Computers & Processors"},{"key":"ref33","first-page":"126","article-title":"Concurrent Error Detection of Combinational Circuits by the Method of Boolean Complement on the Base of «2-out-of-4» Code","author":"sapozhnikov","year":"2016","journal-title":"Proceedings of 14th IEEE East-West Design & Test Symposium (EWDTS’2016)"},{"key":"ref32","first-page":"33","article-title":"Constraint Don’t Cares for Optimizing Designs for Concurrent Checking by 1-out-of-3 Codes","author":"das","year":"2012","journal-title":"Proceedings of the 10th International Workshops on Boolean Problems"},{"key":"ref31","article-title":"A Self-Checking Circuit for Concurrent Checking by 1-outof-4 code with Design Optimization using Constraint Don’t Cares","author":"sen","year":"2010","journal-title":"National Conference on Emerging trends and advances in Electrical Engineering and Renewable Energy (NCEEERE 2010)"},{"key":"ref30","first-page":"184","author":"g\u00f6essel","year":"2008","journal-title":"New Methods of Concurrent Checking"},{"key":"ref37","first-page":"1362","article-title":"Necessary and Sufficient Conditions for Design of Completely Checkable Modulo 2 Convolution Circuits","volume":"40","author":"aksenova","year":"1980","journal-title":"Automation and Remote Control"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1007\/978-1-4757-6069-9_7","article-title":"Self-Testing Embedded Two-Rail Checkers","author":"nikolos","year":"1998","journal-title":"Chapter 7 in On-Line Testing for VLSI"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.3103\/S0146411620020042"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110076"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008244815697"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1109\/TEST.2000.894311","article-title":"Which Concurrent Error Detection Scheme to Choose?","author":"mitra","year":"2000","journal-title":"Proc 2000 Intl Test Conf"},{"journal-title":"Collection of Digital Design Benchmarks","year":"0","key":"ref40"},{"key":"ref12","first-page":"436","author":"lala","year":"2007","journal-title":"Principles of Modern Digital Design New"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref15","first-page":"365","article-title":"Generalized Algorithm of Building Summation Codes for the Tasks of Technical Diagnostics of Discrete Systems","author":"efanov","year":"2017","journal-title":"Proceedings of 15th IEEE East-West Design & Test Symposium (EWDTS’2017)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(62)90223-1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766691"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.14311\/788"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.37"},{"key":"ref4","first-page":"481","article-title":"algebra-logical method for soc embedded memory repair","author":"hahanov","year":"2008","journal-title":"2008 15th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008344603814"},{"key":"ref3","first-page":"698","article-title":"Diagnosis and Repair Method of SoC Memory","volume":"7","author":"hahanov","year":"2008","journal-title":"WSEAS Trans Circuits Syst"},{"key":"ref27","first-page":"111","author":"piestrak","year":"1995","journal-title":"Design of Self-Testing Checkers for Unidirectional Error Detecting Codes"},{"key":"ref6","first-page":"578","article-title":"Design and Test Technology for Dependable Systems-on-Chip (Premier Reference Source)","author":"ubar","year":"2011","journal-title":"Information Science Reference"},{"key":"ref29","first-page":"83","article-title":"Design of Totally Self-Checking Combinational Circuits by Use of Complementary Circuits","author":"saposhnikov","year":"2004","journal-title":"Proceedings of 2th IEEE East-West Design & Test Symposium (EWDTS’2004)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2011.6116606"},{"key":"ref8","first-page":"654","article-title":"Improving of a Circuit Checkability and Trustworthiness of Data Processing Results in LUT-based FPGA Components of Safety-Related Systems","volume":"1844","author":"drozd","year":"2017","journal-title":"CEUR Workshop Proceedings"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-44162-7"},{"key":"ref2","first-page":"652","article-title":"Digital System Testing and Testable Design","author":"abramovici","year":"1998","journal-title":"Computer Science Press"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSET.2018.8336320"},{"key":"ref1","first-page":"560","author":"pradhan","year":"1996","journal-title":"Fault-Tolerant Computer System Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110065"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1023\/A:1021884727370"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/EIConRus.2018.8317365"},{"key":"ref42","first-page":"10","article-title":"Self-Checking Error Checker for Two-Rail Coded Data","author":"carter","year":"1971"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2019.8884398"},{"key":"ref41","first-page":"45","article-title":"SIS: A System for Sequential Circuit Synthesis","author":"sentovich","year":"1992","journal-title":"Electronics Research Laboratory Department of Electrical Engineering and Computer Science"},{"key":"ref23","first-page":"1653","article-title":"A Functional Fault-Detection Self-Test for Combinational Circuits","author":"goessel","year":"1999","journal-title":"Automation and Remote Control"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856626"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.3103\/S0146411620020042"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510852"}],"event":{"name":"2021 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2021,9,10]]},"location":"Batumi, Georgia","end":{"date-parts":[[2021,9,13]]}},"container-title":["2021 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9580973\/9580974\/09581048.pdf?arnumber=9581048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:55:56Z","timestamp":1652201756000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9581048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,10]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/ewdts52692.2021.9581048","relation":{},"subject":[],"published":{"date-parts":[[2021,9,10]]}}}