{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:07:50Z","timestamp":1756462070304,"version":"3.37.3"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/ewdts63723.2024.10873627","type":"proceedings-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:15:38Z","timestamp":1739902538000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["A Hierarchy of Machine Learning Processing Elements with Joint Micro Programmable Computation and Indexing"],"prefix":"10.1109","author":[{"given":"Sepideh","family":"Kheirollahi","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sinatra Babele","family":"Khanshan","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Field-Programmable Gate Array Architecture for Deep Learning: Survey & Future Directions","author":"Boutros","year":"2024","journal-title":"arXiv preprint"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102561"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474256"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-017-1326-7"},{"key":"ref5","article-title":"STRELA: STReaming ELAstic CGRA Accelerator for Embedded Systems","author":"Vazquez","year":"2024","journal-title":"arXiv preprint"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-79774-4_2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS50862.2020.9095688"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351749"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.3390\/electronics10060669"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00070"}],"event":{"name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2024,11,13]]},"location":"Yerevan, Armenia","end":{"date-parts":[[2024,11,17]]}},"container-title":["2024 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10873596\/10873598\/10873627.pdf?arnumber=10873627","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T19:53:56Z","timestamp":1740081236000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873627\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts63723.2024.10873627","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}