{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,23]],"date-time":"2026-02-23T22:53:54Z","timestamp":1771887234462,"version":"3.50.1"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/ewdts63723.2024.10873634","type":"proceedings-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:15:38Z","timestamp":1739902538000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Configurable DRAM Access for Neural Network Accelerators: A SystemC Virtual Platform Approach"],"prefix":"10.1109","author":[{"given":"Tina","family":"Hashemi","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rezgar","family":"Sadeghi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maryam","family":"Rajabalipanah","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zahra","family":"Hojati","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3390\/fi12070113"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102561"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3603165.3607390"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01767-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01766-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3603165.3607390"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3060509"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643539"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2017.155"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342033"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI49217.2020.00051"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358280"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS52692.2021.9580979"},{"key":"ref18","volume-title":"Memory interfaces made easy with Xilinx FPGAs and the memory interface generator","volume":"260","author":"Cosoroaba","year":"2007"},{"key":"ref19","volume-title":"UCI Machine Learning Repository","author":"Dua","year":"2019"}],"event":{"name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","location":"Yerevan, Armenia","start":{"date-parts":[[2024,11,13]]},"end":{"date-parts":[[2024,11,17]]}},"container-title":["2024 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10873596\/10873598\/10873634.pdf?arnumber=10873634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T19:53:50Z","timestamp":1740081230000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ewdts63723.2024.10873634","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}