{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:31:43Z","timestamp":1740115903586,"version":"3.37.3"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/ewdts63723.2024.10873691","type":"proceedings-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:15:38Z","timestamp":1739902538000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Real-Time Crosswalk Segmentation Using FPGA Based Spiking Neural Networks: A Comparison of Integrate-and-Fire and Izhikevich Hardware Neural Models"],"prefix":"10.1109","author":[{"given":"Amirhesam Jafari","family":"Rad","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arista","family":"Monazzam","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amirhosein Reyhani","family":"Showkatabad","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saeed","family":"Safari","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering, University of Tehran,Tehran,Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2022.929644"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref2","article-title":"FPGA implementation of addition-based CORDIC-SNN with izhikevich neurons"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/math10040612"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref4","article-title":"Synthesis of model of hardware realization of LIF-model of biological neuron on the basis of FPGA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2019.09.026"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2017.00090"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref7","article-title":"Implementing spiking neural networks for Real-Time Signal-Processing and control applications: a Model-Validated FPGA approach"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1162\/neco_a_01245"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref9","article-title":"Toward the optimal design and FPGA implementation of spiking neural networks"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref10","article-title":"Spike Trains encoding optimization for spiking neural networks implementation in FPGA"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref11","article-title":"FPGA implementation of nerve cell using Izhikevich Neuronal Model as Spike Generator (SG)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2019.05.003"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref13","article-title":"FPGA accelerated simulation of biologically plausible spiking neural networks"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref14","article-title":"FPGA-NHAP: a general FPGA-Based neuromorphic hardware acceleration platform with high speed and low power"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref15","article-title":"FPGA implementation of Izhikevich spiking neural networks for character recognition"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref16","article-title":"A novel nonlinear function evaluation approach for efficient FPGA mapping of neuron and synaptic plasticity models"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1117\/12.608201"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref18","article-title":"CORDIC-SNN: On-FPGA STDP learning with izhikevich neurons"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2019.11.045"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref20","article-title":"A review of SNN implementation on FPGA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102765"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref22","article-title":"FPGA implementation of Simplified spiking Neural Network"},{"journal-title":"IEEE Journals & Magazine | IEEE Xplore","key":"ref23","article-title":"Low-Energy and fast spiking neural network for Context-Dependent learning on FPGA"},{"volume-title":"IEEE Conference Publication | IEEE Xplore","key":"ref24","article-title":"Spiker: an FPGA-optimized Hardware accelerator for Spiking Neural Networks"},{"volume-title":"imshaaz21\/Spiking-Neural-Network-on-FPGA: CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL","key":"ref25"}],"event":{"name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2024,11,13]]},"location":"Yerevan, Armenia","end":{"date-parts":[[2024,11,17]]}},"container-title":["2024 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10873596\/10873598\/10873691.pdf?arnumber=10873691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T19:53:46Z","timestamp":1740081226000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ewdts63723.2024.10873691","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}