{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T05:32:07Z","timestamp":1740115927439,"version":"3.37.3"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,13]],"date-time":"2024-11-13T00:00:00Z","timestamp":1731456000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,13]]},"DOI":"10.1109\/ewdts63723.2024.10873716","type":"proceedings-article","created":{"date-parts":[[2025,2,18]],"date-time":"2025-02-18T18:15:38Z","timestamp":1739902538000},"page":"1-3","source":"Crossref","is-referenced-by-count":0,"title":["Results of Validation Analysis for Multi-Memory Bus BIST Engines"],"prefix":"10.1109","author":[{"given":"Armen","family":"Babayan","sequence":"first","affiliation":[{"name":"Synopsys Inc.,Yerevan,Armenia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samvel","family":"Shoukourian","sequence":"additional","affiliation":[{"name":"Synopsys Inc.,Yerevan,Armenia"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/csitechnol.2013.6710371"},{"volume-title":"Design, Test & Repair Methodology for FinFET based Memories","year":"2015","author":"Zorian","key":"ref2"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/test.2012.6401534"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ewdts59469.2023.10297095"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.53297\/0002306X-2024.v77.1-69"},{"issue":"3","key":"ref7","first-page":"415","article-title":"Validation and Test Time Reduction Approach for Built-In-Self-Test and Repair of Memories Via a Shared Interface","volume-title":"Proceedings of the NAS RA and NPUA. Series of Technical Sciences","volume":"75","author":"Babayan"}],"event":{"name":"2024 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2024,11,13]]},"location":"Yerevan, Armenia","end":{"date-parts":[[2024,11,17]]}},"container-title":["2024 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10873596\/10873598\/10873716.pdf?arnumber=10873716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,20]],"date-time":"2025-02-20T19:53:21Z","timestamp":1740081201000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10873716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,13]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ewdts63723.2024.10873716","relation":{},"subject":[],"published":{"date-parts":[[2024,11,13]]}}}