{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:01:43Z","timestamp":1729638103843,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/ewme.2016.7496458","type":"proceedings-article","created":{"date-parts":[[2016,6,25]],"date-time":"2016-06-25T11:38:59Z","timestamp":1466854739000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Transforming mixed-signal circuits class through SoC FPAA IC, PCB, and toolset"],"prefix":"10.1109","author":[{"given":"Jennifer","family":"Hasler","sequence":"first","affiliation":[]},{"given":"Sihwan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sahil","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Farhan","family":"Adil","sequence":"additional","affiliation":[]},{"given":"Michelle","family":"Collins","sequence":"additional","affiliation":[]},{"given":"Scott","family":"Koziol","sequence":"additional","affiliation":[]},{"given":"Stephen","family":"Nease","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2504119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2015.7160011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536992"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6010003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref5","article-title":"Integrated Floating-Gate Programming Environment for System-Level Ics","author":"kim","year":"2016","journal-title":"IEEE Transactions on VLSI"},{"journal-title":"Scilab Free and Open Source Software for Numerical Computation","year":"2012","key":"ref12"},{"key":"ref8","first-page":"6:1","volume":"7","author":"luu","year":"2014","journal-title":"VTR 7 0 Next generation architecture and CAD system for FPGAs"},{"key":"ref7","article-title":"Demon-stration of a Remote FPAA System for Research and Education","author":"shah","year":"2016","journal-title":"IEEE ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2011.5937090"},{"journal-title":"High -Level Modeling of Analog Computational Elements for Signal Processing Applications IEEE Trans on VLSI","year":"2014","author":"schlottmann","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.916762"}],"event":{"name":"2016 11th European Workshop on Microelectronics Education (EWME)","start":{"date-parts":[[2016,5,11]]},"location":"Southampton, United Kingdom","end":{"date-parts":[[2016,5,13]]}},"container-title":["2016 11th European Workshop on Microelectronics Education (EWME)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7492696\/7496453\/07496458.pdf?arnumber=7496458","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T22:55:34Z","timestamp":1475189734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7496458\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewme.2016.7496458","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}