{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:16:21Z","timestamp":1729653381443,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,11]]},"DOI":"10.1109\/famcad.2007.28","type":"proceedings-article","created":{"date-parts":[[2008,4,28]],"date-time":"2008-04-28T13:14:36Z","timestamp":1209388476000},"page":"188-191","source":"Crossref","is-referenced-by-count":0,"title":["Formal Verification of Partial Good Self-Test Fencing Structures"],"prefix":"10.1109","author":[{"given":"Adrian E.","family":"Seigler","sequence":"first","affiliation":[]},{"given":"Gary A.","family":"Van Huben","sequence":"additional","affiliation":[]},{"given":"Hari","family":"Mony","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Partial good integrated circuit and method of testing same","year":"2005","author":"farnsworth","key":"ref4"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1147\/rd.494.0589","article-title":"Introduction to the Cell microprocessor","volume":"49","author":"kahle","year":"2005","journal-title":"IBM Journal of Research and Development"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843854"},{"key":"ref6","first-page":"141","author":"wile","year":"0","journal-title":"Comprehensive Functional Verification"},{"key":"ref11","article-title":"Exploiting Suspected Redundancy without Proving It","author":"mony","year":"2005","journal-title":"DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583967"},{"key":"ref8","article-title":"Scalable Automated Verification via Expert System Guided Transformations","author":"mony","year":"2004","journal-title":"FMCAD"},{"key":"ref7","article-title":"Enabling Large-Scale Pervasive Logic Verification through Multi_Algorithmic Formal Reasoning","author":"glokler","year":"2006","journal-title":"FMCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0611"},{"key":"ref9","article-title":"Combinational and Sequential Equivalence Checking","author":"kuehlmann","year":"2004","journal-title":"Logic Synthesis and Verification"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0593"}],"event":{"name":"Formal Methods in Computer Aided Design (FMCAD'07)","start":{"date-parts":[[2007,11,11]]},"location":"Austin, TX, USA","end":{"date-parts":[[2007,11,14]]}},"container-title":["Formal Methods in Computer Aided Design (FMCAD'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4401966\/4401967\/04401999.pdf?arnumber=4401999","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:30:27Z","timestamp":1497756627000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4401999\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/famcad.2007.28","relation":{},"subject":[],"published":{"date-parts":[[2007,11]]}}}