{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,17]],"date-time":"2025-10-17T14:23:24Z","timestamp":1760711004488,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,15]],"date-time":"2022-05-15T00:00:00Z","timestamp":1652572800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,15]],"date-time":"2022-05-15T00:00:00Z","timestamp":1652572800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,15]]},"DOI":"10.1109\/fccm53951.2022.9786193","type":"proceedings-article","created":{"date-parts":[[2022,6,3]],"date-time":"2022-06-03T19:48:36Z","timestamp":1654285716000},"page":"1-2","source":"Crossref","is-referenced-by-count":5,"title":["FCsN: A FPGA-Centric SmartNIC Framework for Neural Networks"],"prefix":"10.1109","author":[{"given":"Anqi","family":"Guo","sequence":"first","affiliation":[{"name":"Boston University,ECE Department,Boston,MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Geng","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory,Richland,WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Rice University,Houston,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pouya","family":"Haghi","sequence":"additional","affiliation":[{"name":"Boston University,ECE Department,Boston,MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunshu","family":"Wu","sequence":"additional","affiliation":[{"name":"Boston University,ECE Department,Boston,MA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Tan","sequence":"additional","affiliation":[{"name":"Microsoft,Redmond,WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingyan","family":"Lin","sequence":"additional","affiliation":[{"name":"Rice University,Houston,TX"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ang","family":"Li","sequence":"additional","affiliation":[{"name":"Pacific Northwest National Laboratory,Richland,WA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Herbordt","sequence":"additional","affiliation":[{"name":"Boston University,ECE Department,Boston,MA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Benchmarking graph neural networks","year":"2020","author":"dwivedi","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1609\/aimag.v29i3.2157"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622877"},{"key":"ref30","first-page":"1051","author":"geng","year":"2021","journal-title":"I-GCN A Graph Convolutional Network Accelerator with Runtime Locality Enhancement through Islandization"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2018.8850757"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582088"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI51249.2020.00018"},{"article-title":"Inca: In-network compute assistance","year":"0","author":"schonbein","key":"ref13"},{"article-title":"Spin: High-performance streaming processing in the network","year":"0","author":"hoefler","key":"ref14"},{"key":"ref15","first-page":"12","article-title":"Hardware implementation of MPI barrier on an FPGA cluster","author":"gao","year":"2009","journal-title":"FPL 09 19th International Conference on Field Programmable Logic and Applications"},{"key":"ref16","article-title":"Implementing MPI_Barrier with the NetFPGA","author":"arap","year":"2013","journal-title":"International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA)"},{"article-title":"Accelerating MPI_Reduce with FPGAs in the Network","year":"0","author":"stern","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00030"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622847"},{"key":"ref28","first-page":"579","article-title":"Multilayer perceptron and neural networks","volume":"8","author":"popescu","year":"2009","journal-title":"WSEAS Trans Cir and Sys"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC49654.2021.9622807"},{"key":"ref27","article-title":"Mobilenets: Efficient convolutional neural networks for mobile vision applications","volume":"abs 1704 4861","author":"howard","year":"2017","journal-title":"CoRR"},{"year":"0","key":"ref3","article-title":"The Industry&#x2019;s First SmartNIC With Composable Hardware"},{"journal-title":"Nvidia mellanox bluefield smartnic for ethernet","year":"0","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00079"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"journal-title":"Mellanox innova-2 flex open programmable smartnic","year":"0","key":"ref8"},{"journal-title":"Liquidioii smart nics","year":"0","key":"ref7"},{"year":"0","key":"ref2","article-title":"The Industry&#x2019;s First SmartNIC With Composable Hardware"},{"journal-title":"Smartnic overview - netronome","year":"0","key":"ref9"},{"year":"0","key":"ref1","article-title":"Alveo U25 SmartNIC Accelerator Card"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.6769"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00015"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/H2RC54759.2021.00009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227273"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.61"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref25","article-title":"Very deep convolutional networks for large-scale image recognition","volume":"abs 1409 1556","author":"simonyan","year":"2015","journal-title":"CoRR"}],"event":{"name":"2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","start":{"date-parts":[[2022,5,15]]},"location":"New York City, NY, USA","end":{"date-parts":[[2022,5,18]]}},"container-title":["2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9786061\/9786064\/09786193.pdf?arnumber=9786193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T21:02:18Z","timestamp":1656363738000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9786193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,15]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/fccm53951.2022.9786193","relation":{},"subject":[],"published":{"date-parts":[[2022,5,15]]}}}