{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T03:53:13Z","timestamp":1780372393391,"version":"3.54.1"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,15]],"date-time":"2022-05-15T00:00:00Z","timestamp":1652572800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,15]],"date-time":"2022-05-15T00:00:00Z","timestamp":1652572800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5,15]]},"DOI":"10.1109\/fccm53951.2022.9786203","type":"proceedings-article","created":{"date-parts":[[2022,6,3]],"date-time":"2022-06-03T19:48:36Z","timestamp":1654285716000},"page":"1-9","source":"Crossref","is-referenced-by-count":10,"title":["Managing HBM Bandwidth on Multi-Die FPGAs with FPGA Overlay NoCs"],"prefix":"10.1109","author":[{"given":"Srinirdheeshwar Kuttuva","family":"Prakash","sequence":"first","affiliation":[{"name":"University of Waterloo,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiren","family":"Patel","sequence":"additional","affiliation":[{"name":"University of Waterloo,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nachiket","family":"Kapre","sequence":"additional","affiliation":[{"name":"University of Waterloo,Canada"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"key":"ref11","year":"2020","journal-title":"Getting Started with Alveo Data Center Accelerator Cards"},{"key":"ref12","year":"2021","journal-title":"UltraScale Architecture Configurable Logic Block"},{"key":"ref13","year":"2020","journal-title":"Alveo U280 Data Center Accelerator Card User Guide Xilinx"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056804"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312192"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660031"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3027486"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375299"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393148"},{"key":"ref6","year":"2020","journal-title":"Alveo U280 Data Center Accelerator Card Data Sheet"},{"key":"ref5","author":"tran","year":"2016","journal-title":"Start Your HBM\/2 5D Design Today"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00024"},{"key":"ref7","year":"2020","journal-title":"AXI High Bandwidth Memory Controller v1 0 LogiCORE IP Product Guide"},{"key":"ref2","article-title":"Graph processing on fpgas: Taxonomy, survey, challenges","volume":"abs 1903 6697","author":"besta","year":"2019","journal-title":"CoRR"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439301"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890150"},{"key":"ref20","author":"gray","year":"2018","journal-title":"2GRVI Phalanx A 1332-core RISC-V RV64I Processor Cluster Array with an HBM2 High Bandwidth Memory System and an OpenCL-like Programming Model In a Xilinx VU37P FPGA [WIP Report]"},{"key":"ref22","first-page":"97","article-title":"High-frequency absorption-fifo pipelining for stratix 10 hyperflex","author":"emas","year":"2019","journal-title":"2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"},{"key":"ref21","article-title":"Deadlock avoidance with virtual channels","author":"fragkakis","year":"2009","journal-title":"Master’s thesis"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00013"},{"key":"ref23","year":"2015","journal-title":"High-Performance Lower-Power Memory Interfaces with the UltraScale Architecture WP454"},{"key":"ref25","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection Networks"}],"event":{"name":"2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","location":"New York City, NY, USA","start":{"date-parts":[[2022,5,15]]},"end":{"date-parts":[[2022,5,18]]}},"container-title":["2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9786061\/9786064\/09786203.pdf?arnumber=9786203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T21:02:13Z","timestamp":1656363733000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9786203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,15]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/fccm53951.2022.9786203","relation":{},"subject":[],"published":{"date-parts":[[2022,5,15]]}}}