{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T05:59:09Z","timestamp":1781157549440,"version":"3.54.1"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T00:00:00Z","timestamp":1778630400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T00:00:00Z","timestamp":1778630400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,13]]},"DOI":"10.1109\/fccm68464.2026.00016","type":"proceedings-article","created":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T19:59:45Z","timestamp":1781121585000},"page":"10-18","source":"Crossref","is-referenced-by-count":0,"title":["D\u00e9j\u00e0 Vu Packing: Optimizing FPGA Logic Clustering Runtime via Pattern Memoization"],"prefix":"10.1109","author":[{"given":"Milo","family":"Liebster","sequence":"first","affiliation":[{"name":"University of Waterloo,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amin","family":"Mohaghegh","sequence":"additional","affiliation":[{"name":"QuickLogic Corporation"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andrew","family":"Boutros","sequence":"additional","affiliation":[{"name":"University of Waterloo,Department of Electrical and Computer Engineering"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2965772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3734798"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2023.3272582"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913379"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"ref11","first-page":"818","article-title":"MO-Pack: Many-Objective Clustering for FPGA CAD","volume-title":"ACM\/IEEE Design Automation Conference (DAC)","author":"Rajavel"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914896"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781339"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412103"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554763"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577300"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2717786"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062279"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_18"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3597031.3597054"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950457"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360299"},{"key":"ref25","article-title":"Academic Packing for Commercial FPGA Architectures","volume-title":"Ph.D. dissertation","author":"Haroldsen","year":"2017"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL60245.2023.00016"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM62733.2025.00060"},{"key":"ref31","article-title":"Valgrind"}],"event":{"name":"2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","location":"Atlanta, GA, USA","start":{"date-parts":[[2026,5,13]]},"end":{"date-parts":[[2026,5,16]]}},"container-title":["2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11552597\/11552602\/11552677.pdf?arnumber=11552677","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T05:20:52Z","timestamp":1781155252000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11552677\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,13]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/fccm68464.2026.00016","relation":{},"subject":[],"published":{"date-parts":[[2026,5,13]]}}}