{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T05:57:41Z","timestamp":1781157461066,"version":"3.54.1"},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T00:00:00Z","timestamp":1778630400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T00:00:00Z","timestamp":1778630400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,13]]},"DOI":"10.1109\/fccm68464.2026.00058","type":"proceedings-article","created":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T19:59:45Z","timestamp":1781121585000},"page":"270-270","source":"Crossref","is-referenced-by-count":0,"title":["Towards Small Language Models on FPGAs"],"prefix":"10.1109","author":[{"given":"Filip","family":"Wojcicki","sequence":"first","affiliation":[{"name":"Imperial College London,Department of Computing,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Omar","family":"Sharif","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ebby","family":"Samson","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Kelly","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Computing,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"George","family":"Constantinides","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christos","family":"Bouganis","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Electrical and Electronic Engineering,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Imperial College London,Department of Computing,London,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Fast prototyping next-generation accelerators for new ML models using MASE: ML accelerator system exploration","author":"Cheng","year":"2023"},{"key":"ref2","article-title":"Microscaling data formats for deep learning","author":"Rouhani","year":"2023"}],"event":{"name":"2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)","location":"Atlanta, GA, USA","start":{"date-parts":[[2026,5,13]]},"end":{"date-parts":[[2026,5,16]]}},"container-title":["2026 IEEE 34th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11552597\/11552602\/11552662.pdf?arnumber=11552662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T05:05:55Z","timestamp":1781154355000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11552662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,13]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/fccm68464.2026.00058","relation":{},"subject":[],"published":{"date-parts":[[2026,5,13]]}}}