{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:48:49Z","timestamp":1725472129223},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/fdl.2008.4641428","type":"proceedings-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T15:14:34Z","timestamp":1223997274000},"page":"94-98","source":"Crossref","is-referenced-by-count":5,"title":["VHDL-AMS implementation of a numerical ballistic CNT model for logic circuit simulation"],"prefix":"10.1109","author":[{"given":"Dafeng","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Tom J.","family":"Kazmierski","sequence":"additional","affiliation":[]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Southampton VHDL-AMS validation suite","year":"0","author":"wang","key":"15"},{"journal-title":"Introduction to Numerical Analysis","year":"1996","author":"bulirsch","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1002\/aic.690480421"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.1005429"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818338"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815366"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229334"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2006.1717007"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2004.1392359"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708731"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403413"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835135"}],"event":{"name":"Design Languages (FDL)","start":{"date-parts":[[2008,9,23]]},"location":"Stuttgart","end":{"date-parts":[[2008,9,25]]}},"container-title":["2008 Forum on Specification, Verification and Design Languages"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4636106\/4641405\/04641428.pdf?arnumber=4641428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T16:02:36Z","timestamp":1489680156000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4641428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fdl.2008.4641428","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}