{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T22:11:04Z","timestamp":1775081464283,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/fdl.2008.4641432","type":"proceedings-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T15:14:34Z","timestamp":1223997274000},"page":"118-123","source":"Crossref","is-referenced-by-count":4,"title":["VEST - An intelligent tool for timing SoCs verification using UML timing diagrams"],"prefix":"10.1109","author":[{"given":"Andrzej","family":"Pulka","sequence":"first","affiliation":[{"name":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adam","family":"Milik","sequence":"additional","affiliation":[{"name":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","first-page":"286","article-title":"compositional verfication of uml dynamic models","author":"wei","year":"0","journal-title":"Proc of 14th IEEE Asia-Pacific Software Engineering Conference Nagoya Japan APSEC'07"},{"key":"18","year":"0","journal-title":"LPAProlog"},{"key":"15","doi-asserted-by":"crossref","first-page":"740","DOI":"10.1109\/CERMA.2007.4367776","article-title":"high level system-on-chip design using uvil and systemc","author":"correa","year":"2007","journal-title":"Proc of 4th IEEE Congress of Electronics Robotics and Automotive Mechanics CERMA'07"},{"key":"16","year":"0"},{"key":"13","year":"0","journal-title":"UML 2 1 http"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2007.57"},{"key":"11","article-title":"a survey of functional verqication through hybrid techniques","author":"bhadra","year":"2007","journal-title":"IEEE Design and Test of Computers"},{"key":"12","author":"spear","year":"2007","journal-title":"System Verilog for Verfication A Guide to Learning the Testbench Language Features"},{"key":"21","year":"0"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253800"},{"key":"20","year":"0","journal-title":"Web Site of The Center for Hybrid and Embedded Software Systems"},{"key":"2","year":"0"},{"key":"1","author":"alur","year":"0","journal-title":"Computer-aided verfication A textbook"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/WCICA.2006.1714269"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-004-0183-4"},{"key":"6","article-title":"scalable automated verfication via expert-system guided transformations","author":"mony","year":"2004","journal-title":"Formal Methods in CAD"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.831197"},{"key":"4","year":"2004","journal-title":"Advanced Formal Verfication"},{"key":"9","first-page":"1","article-title":"on the evaluation of transactor-based verfication for reusing tlm assertions and testbenches at rtl","author":"bombieri","year":"0","journal-title":"Proc of DATE'06"},{"key":"8","author":"yuan","year":"2006","journal-title":"Constraint-Based Verfication"}],"event":{"name":"2008 Forum on Specification, Verification & Design Languages (FDL)","location":"Stuttgart, Germany","start":{"date-parts":[[2008,9,23]]},"end":{"date-parts":[[2008,9,25]]}},"container-title":["2008 Forum on Specification, Verification and Design Languages"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4636106\/4641405\/04641432.pdf?arnumber=4641432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T20:07:58Z","timestamp":1775074078000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4641432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/fdl.2008.4641432","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}