{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T11:53:32Z","timestamp":1769860412323,"version":"3.49.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,9,1]],"date-time":"2008-09-01T00:00:00Z","timestamp":1220227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,9]]},"DOI":"10.1109\/fdl.2008.4641460","type":"proceedings-article","created":{"date-parts":[[2008,10,14]],"date-time":"2008-10-14T15:14:34Z","timestamp":1223997274000},"page":"251-252","source":"Crossref","is-referenced-by-count":0,"title":["RTL generation of channel architecture templates for a template-based SoC design flow"],"prefix":"10.1109","author":[{"family":"Jinhyun Cho","sequence":"first","affiliation":[{"name":"Seoul National University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Soonwoo Choi","sequence":"additional","affiliation":[{"name":"Seoul National University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"SooIk-Chae","sequence":"additional","affiliation":[{"name":"Seoul National University, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","year":"0"},{"key":"2","year":"0","journal-title":"Bluespec"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118439"},{"key":"4","year":"0"}],"event":{"name":"2008 Forum on Specification, Verification & Design Languages (FDL)","location":"Stuttgart, Germany","start":{"date-parts":[[2008,9,23]]},"end":{"date-parts":[[2008,9,25]]}},"container-title":["2008 Forum on Specification, Verification and Design Languages"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4636106\/4641405\/04641460.pdf?arnumber=4641460","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T21:00:41Z","timestamp":1769806841000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4641460\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,9]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/fdl.2008.4641460","relation":{},"subject":[],"published":{"date-parts":[[2008,9]]}}}