{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:34:40Z","timestamp":1725410080110},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/fdl.2014.7119352","type":"proceedings-article","created":{"date-parts":[[2015,6,12]],"date-time":"2015-06-12T11:03:47Z","timestamp":1434107027000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["A concept for design of embedded systems at semantic level"],"prefix":"10.1109","author":[{"given":"Frank","family":"Wawrzik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier Moreno","family":"Molina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christoph","family":"Grimm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2005.1595655"},{"key":"ref3","article-title":"VHDL IP cores ontology","author":"zdraveski","year":"2013","journal-title":"10th International Conference for Informatics and Information Technology (CIIT 2013)"},{"article-title":"Ontology-based representation of simulation models","year":"2012","author":"grolinger","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2001.982670"},{"key":"ref7","first-page":"23","article-title":"Simulation modeling using Protege","author":"eriksson","year":"2009"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527383"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1145\/37888.37894","article-title":"a prototype framework for knowledge-based analog circuit synthesis","author":"harjani","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"}],"event":{"name":"2014 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2014,10,14]]},"location":"Munich, Germany","end":{"date-parts":[[2014,10,16]]}},"container-title":["Proceedings of the 2014 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7113213\/7119333\/07119352.pdf?arnumber=7119352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T09:34:44Z","timestamp":1498210484000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7119352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/fdl.2014.7119352","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}