{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:35:05Z","timestamp":1729658105721,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/fdl.2016.7880366","type":"proceedings-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T16:35:57Z","timestamp":1490027757000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["Flexible runtime verification based on logical clock constraints"],"prefix":"10.1109","author":[{"given":"Daian","family":"Yue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vania","family":"Joloboff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frederic","family":"Mallet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2103656.2103674"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012291501330"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IVS.2010.5548045"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/32.988495"},{"key":"ref12","first-page":"114","article-title":"Formally Specified Monitoring of Temporal Properties","author":"kim","year":"1999","journal-title":"11th Euromicro Conference on Real-Time Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/302405.302672"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1062455.1062526"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APSEC.1995.496953"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2005.103"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.84"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3311\/PPee.7078"},{"key":"ref19","first-page":"481","article-title":"Open trace format 2: The next generation of scalable trace formats and support libraries","volume":"22","author":"eschweiler","year":"2011","journal-title":"PARCO"},{"key":"ref28","article-title":"Syntax and Semantics of the Clock constraint Specification Language (CCSL)","author":"andr\u00e9","year":"2009","journal-title":"Research Report RR-6925"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.jlap.2008.08.004"},{"journal-title":"IEEE","article-title":"Property Specification Language (PSL)","year":"2010","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2005.1574240"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2001.972819"},{"journal-title":"EMF Eclipse Modeling Framework","year":"2008","author":"steinberg","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1977.32"},{"key":"ref8","first-page":"1","article-title":"Cult: A unified framework for tracing and logging c-based designs","author":"hong","year":"2012","journal-title":"System Software SoC and Silicon Debug Conference (S4D) 2012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219045"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/978-3-540-70545-1_3","article-title":"Assertion-based verification: Industry myths to realities","author":"foster","year":"2008","journal-title":"Computer Aided Verification"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.26"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.32"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10270-010-0180-x"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIME.2011.10"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s11334-008-0055-2"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746381"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-30561-0_4"},{"key":"ref26","first-page":"53","article-title":"Formal specification level: Towards verification-driven design based on natural language processing","author":"drechsler","year":"2012","journal-title":"Forum on Specification and Design Languages FDL'05"},{"year":"0","key":"ref25","article-title":"SimSoC open source software"}],"event":{"name":"2016 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2016,9,14]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,16]]}},"container-title":["2016 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7879501\/7880364\/07880366.pdf?arnumber=7880366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T20:37:20Z","timestamp":1568925440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7880366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/fdl.2016.7880366","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}