{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:50:57Z","timestamp":1729677057374,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/fdl.2016.7880377","type":"proceedings-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T20:35:57Z","timestamp":1490042157000},"page":"1-7","source":"Crossref","is-referenced-by-count":8,"title":["A modular design space exploration framework for multiprocessor real-time systems"],"prefix":"10.1109","author":[{"given":"Nima","family":"Khalilzad","sequence":"first","affiliation":[]},{"given":"Kathrin","family":"Rosvall","sequence":"additional","affiliation":[]},{"given":"Ingo","family":"Sander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2544350.2544353"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2005.33"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.243"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2014.13"},{"key":"ref14","first-page":"1","article-title":"Memory-constrained static rate-optimal scheduling of synchronous dataflow graphs via retiming","author":"zhu","year":"2014","journal-title":"Proc Conf Design Automation and Test in Europe (DATE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/785411.785416"},{"key":"ref16","first-page":"1506","article-title":"Buffer minimization of real-time streaming applications scheduling on hybrid CPU\/FPGA architectures","author":"zhu","year":"2009","journal-title":"Proceedings of the Design Automation and Test in Europe Conference (DATE'09)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419892"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01929-6_4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456924"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403407"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363695"},{"key":"ref6","first-page":"1","article-title":"A constraint-based design space exploration framework for real-time applications on mpsocs","volume":"326","author":"rosvall","year":"2014","journal-title":"Proc Conf Design Automation and Test in Europe (DATE"},{"journal-title":"Hard Real-Time Computing Systems Predictable Scheduling Algorithms and Applications (Real-Time Systems Series)","year":"2011","author":"buttazzo","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-16558-0_10"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21292-5_3"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1145\/1278480.1278674","article-title":"multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs","author":"stuijk","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/1854273.1854319","article-title":"An empirical characterization of stream programs and its implications for language and compiler design","author":"thies","year":"2010","journal-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1997.606831"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2014.08.015"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1016\/j.jpdc.2010.09.011","article-title":"Assigning real-time tasks to heterogeneous processors by applying ant colony optimization","volume":"71","author":"chen","year":"2011","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTTAS.2004.1317301"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCEE.2008.41"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/11750321_13"},{"key":"ref26","article-title":"Modeling and programming with Gecode","author":"schulte","year":"2015","journal-title":"Tech Rep"},{"journal-title":"Principles of Constraint Programming","year":"2003","author":"krzysztof","key":"ref25"}],"event":{"name":"2016 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2016,9,14]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,16]]}},"container-title":["2016 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7879501\/7880364\/07880377.pdf?arnumber=7880377","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,20]],"date-time":"2019-09-20T00:37:27Z","timestamp":1568939847000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7880377\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/fdl.2016.7880377","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}