{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:07:32Z","timestamp":1730221652319,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/fdl.2016.7880381","type":"proceedings-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T16:35:57Z","timestamp":1490027757000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Error-free near-threshold adiabatic CMOS logic in presence of process variation"],"prefix":"10.1109","author":[{"given":"Yue","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom J","family":"Kazmierski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.499727"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961272"},{"key":"ref12","first-page":"9","article-title":"Variations of the power dissipation in adiabatic logic gates","volume":"1","author":"amirante","year":"2001","journal-title":"Proceedings of the 11th International Workshop on Power and Timing Modeling Optimization and Simulation"},{"journal-title":"TEMP","year":"2010","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699230"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6291970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.22"},{"key":"ref5","volume":"34","author":"teichmann","year":"2011","journal-title":"Adiabatic Logic Future Trend and System Level Perspective"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011182"},{"key":"ref7","first-page":"446","article-title":"Near-threshold adiabatic flip-flops based on pal-2n circuits in nanometer cmos processes","volume":"1","author":"hu","year":"2010","journal-title":"Circuits Communications and System (PACCS) 2010 Second Pacific-Asia Conference on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7566-9"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.71"}],"event":{"name":"2016 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2016,9,14]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,16]]}},"container-title":["2016 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7879501\/7880364\/07880381.pdf?arnumber=7880381","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,31]],"date-time":"2017-03-31T00:56:59Z","timestamp":1490921819000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7880381\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/fdl.2016.7880381","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}