{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T07:34:30Z","timestamp":1725608070509},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/fdl.2016.7880388","type":"proceedings-article","created":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T16:35:57Z","timestamp":1490027757000},"page":"1-7","source":"Crossref","is-referenced-by-count":7,"title":["Feature based state space coverage of analog circuits"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Furtig","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Steinhorst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lars","family":"Hedrich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600246"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2009.5158688"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837381"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71493-4_27"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73368-3_47"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537507"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742898"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429423"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/UGIM.2003.1225766"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-009-0086-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.05.013"},{"key":"ref3","article-title":"Towards Assertion Based Verification of Analog and Mixed Signal Designs Using PSL","author":"dong","year":"2007","journal-title":"Forum on Design Languages (FDL)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176546"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"324","DOI":"10.1145\/1403375.1403453","article-title":"Model Checking of Analog Systems using an Analog Specification Language","author":"steinhorst","year":"2008","journal-title":"Proceedings Design Automation and Test in Europe DATE-98"},{"journal-title":"Functional Verification Coverage Measurement and Analysis","year":"2007","author":"piziali","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775907"},{"key":"ref2","article-title":"ASDeX: a formal specification for analog circuit enabling a full automated design validation","author":"ma","year":"2012","journal-title":"Design Automation for Embedded Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655925"},{"key":"ref9","article-title":"Coverage analysis techniques for hdl design validation","author":"jou","year":"1999","journal-title":"Proc Asia Pacific Conf Chip Design Language"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/361002.361007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-2530-0_6"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF02573985"},{"key":"ref24","first-page":"155","article-title":"Low-Power Design Techniques and CAD Tools for Analog and RF Integrated Circuits","author":"hedrich","year":"2001","journal-title":"chapter Approaches to Formal Verification of Analog Circuits"},{"key":"ref23","first-page":"307","article-title":"Level shifters for high-speed 1 v to 3.3 v interfaces in a 0.13 ?m cu-interconnection\/low-k cmos technology","author":"wang","year":"0"}],"event":{"name":"2016 Forum on Specification and Design Languages (FDL)","start":{"date-parts":[[2016,9,14]]},"location":"Bremen, Germany","end":{"date-parts":[[2016,9,16]]}},"container-title":["2016 Forum on Specification and Design Languages (FDL)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7879501\/7880364\/07880388.pdf?arnumber=7880388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T09:04:12Z","timestamp":1498381452000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7880388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/fdl.2016.7880388","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}